


CE 1911

Homework 3

1 – Given the gate information below, calculate the t_{pd} for the 2 input nand gate
 ** we are assuming interconnect capacitance is negligible 30pts

Gate	INV	2-NAND	2-NOR	4-NAND	4-NOR
Input load factor	0.8	1.0	1.0	1.75	1.75
Fixed delay factor	50ps	65ps	65ps	80ps	80ps
Variable delay factor	5ps	8ps	8ps	12ps	12ps

$$t_{pd} = t_{fixed} + t_{variable_factor} * \text{Load Equivalents}$$




2 – Given the gate information below, calculate the t_{pd} for the 2 input nand gate

30pts

** we are assuming interconnect capacitance is negligible

Gate	INV	2-NAND	2-NOR	4-NAND	4-NOR
Input load factor	0.8	1.0	1.0	1.75	1.75
Fixed delay factor	50ps	65ps	65ps	80ps	80ps
Variable delay factor	5ps	8ps	8ps	12ps	12ps

$$t_{pd} = t_{\text{fixed}} + t_{\text{variable_factor}} * \text{Load Equivalents}$$



3 – Calculate the fastest possible clock frequency

40pts

$t_{PD \text{ INV}} = 10\text{ps}$
 $t_{PD \text{ NAND}} = 15\text{ps}$
 $t_{CQ} = 20\text{ps}$
 $t_{\text{setup}} = 5\text{ps}$
 $t_{\text{hold}} = 2\text{ps}$

