# CE 1911

## Homework 5

1 – Write behavioral VHDL code for a special 4 bit wrapping up counter with an additional input called mode. If mode is 0 the counter counts normally, if mode is 1 the counter operates as a mod 12 counter. Code, schematic, simulation 50pts



1 – Write behavioral VHDL code for a special 4 bit wrapping up counter with an additional input called mode. If mode is 0 the counter counts normally, if mode is 1 the counter operates as a mod 12 counter. Code, schematic, simulation 50pts

Testbench

```
_____
-- counter_sel_mod12_4bit_tb.vhdl
-- created: 1/26/18
-- by: johnsontimoj
-- rev: 0
-- testbench for bit counter with mod12 mode for hw pro
-- of counter_sel_mod12_4bit.vhdl
-- brute force implementation
library ieee;
use ieee std_logic_1164 all;
entity counter_sel_mod12_4bit_tb is
 -- no entry - testbench
end entity;
architecture testbench of counter_sel_mod12_4bit_tb is
   signal
          CLK:
                  std loaic:
   signal
           RSTB:
                   std_logic;
                 std_logic;
   signal
         MODE:
                 std_logic_vector(3 downto 0);
   signal
           CNT:
   constant PER:
                 time := 20 ns;
   -- Component prototype
   COMPONENT counter_sel_mod12_4bit
     port (
           i_clk : in std_logic;
           i_rstb : in std_logic;
           i_mode : in std_logic; -- 0 for mod16, 1 fo
           o_cnt : out std_logic_vector(3 downto 0)
        );
   END COMPONENT:
```

```
-- Run process
  run: process
                     -- note - no sensitivity
      begin
         -- Initialize inputs
         MODE \leq '0':
         wait for 3*PER;
                            -- wait for reset
         -- verifv mod16
         wait for 20*PER:
         -- verify mod12
         MODE <= '1':
         wait for 20*PER;
         -- reset to mod16
         MODE \leq '0';
         wait for 20*PER;
      end process run;
   -- End test processes
end architecture:
```

1 – Write behavioral VHDL code for a special 4 bit up counter with an additional input called mode. If mode is 0 the counter counts normally, if mode is 1 the counter operates as a mod 12 counter. Code, schematic, simulation 50pts

#### /counter\_sel\_mod12\_4bit\_tb/CLK $\square$ /counter\_sel\_mod12\_4bit\_tb/RSTB /counter\_sel\_mod12\_4bit\_tb/MODE 1 1 2 13 14 15 16 17 18 19 110 111 12 113 14 15 10 11 12 13 14 15 10 11 12 13 14 15 16 17 18 19 110 11 10 /counter\_sel\_mod12\_4bit\_tb/CNT 0 500 ns Now 200 ns 300 ns 400 ns 500 ns 600 r 100 ns Cursor 1

### **Simulation Results**



2 – Modify the behavioral VHDL code for the L/R shift register to add an additional input amt(A). When A is low, the shift register shifts by 1 spot, when A is high the shift register shifts by 2 spots. Instead of shifting in Din, rotate the contents of the register. Reset should put the register in the 1001 0110 state. Provide code and a simulation. There is no Din input! 50pts

```
-- shiftreg_lr_12_nbit.vhdl
-- created 3/27/18
-- tj
-- rev 0
-- n bit 1/2 bit L/R shift register hw problem
-- Inputs: rstb, clk, amt, dir, shift
-- Outputs: req_out[7:0]
library ieee:
use ieee std_logic_1164 all;
use ieee.numeric_std.all:
entity shiftreg_lr_12_nbit is
   generic(
             N:
                natural:= 8:
             init: natural:= 150
             ):
   port (
                  in std_logic;
       i_clk :
                  in std_logic;
       i_rstb :
       i_amt : in std_logic; -- 0 for 1, 1 for 2
      i_shift: in std_logic; -- 0 for no shift
i_dir: in std_logic; -- 0 for left, 1 for right
       o_reg_out : out std_logic_vector((N - 1) downto 0)
    );
end entity;
```

Approx 8 lines of code change between the example and the solution 2 – Modify the behavioral VHDL code for the L/R shift register to add an additional input amt(A). When A is low, the shift register shifts by 1 spot, when A is high the shift register shifts by 2 spots. Instead of shifting in Din, rotate the contents of the register. Reset should put the register in the 1001 0110 state. Provide code and a

	Run process run: process note - no sensitivity
shiftreg_lr_12_nbit_tb.vhdl	ench
created: 1/26/18	Initialize inputs
by: johnsontimoj	AMT <= ' <mark>0</mark> ';
rev: 0	SHIFT <= '0';
	DIR <= '0';
testbench for n bit Ir, 1/2 bit shift register	wait for 3*PER; wait for reset
of shiftreg_ir_12_nbit.vndi	Verity no shitt
Using the PERIOD construct	Wait for PER^2;
brute force implementation	AMT <= '0':
	DIR <= '0':
	wait for PER*4;
library ieee;	verify shift lt 2
use ieee.std_logic_1164.all;	SHIFT <= '1';
	AMT <= '1';
entity shiftreg_lr_12_nbit_tb is	DIR <= '0';
generic(	Walt TOP PER*4;
N: $natural := 8;$	
INIT: hatural := 150	AMT ~- '0':
J,	DTR <= '1'
end entity:	wait for PER*4:
end energy,	verify shift rt 2
architecture testbench of shiftreg lr 12 nbit tb is	SHIFT <= '1';
signal CLK: std logic:	AMT <= '1';
signal RSTB: std_logic;	DIR <= '1';
signal AMT: std_logic;	wait for PER*4;
signal SHIFT: std_logic;	end process run;
signal DIR: std_logic;	
	End test processes
<pre>signal REG_OUT: std_logic_vector((N-1) downto 0);</pre>	
<pre>constant PER: time := 20 ns;</pre>	
	end architecture:

2 – Modify the behavioral VHDL code for the L/R shift register to add an additional input amt(A). When A is low, the shift register shifts by 1 spot, when A is high the shift register shifts by 2 spots. Instead of shifting in Din, rotate the contents of the register. Reset should put the register in the 1001 0110 state. Provide code and a simulation 50pts



### Simulation Results

shift right by 1

shift right by 2