CE 1911



Introduction

Last updated 3/5/21

CE1911 Intro

- Major topics
 - Synchronous logic design
 - Gate Level Design
 - HDL Design
 - Digital design verification
 - Test benches
 - FPGA implementation
 - Digital system design
 - Finite State Machines
 - Data Paths
 - Single Cycle Processor

CE1911 Intro



© tj

CE1911 Intro







© tj

Test Bench Concept



- Test Bench Concept
 - Stimulus Generation
 - Brute Force Stimulus Enter combinations by hand
 - Automated Stimulus Create combinations via code
 - Exhaustive All possible input combinations tested
 - Directed Stimulus Test only specific input combinations



- Test Bench Concept
 - Response Checking
 - Waveform Interpretation
 - Simulation Checking
 - Compare expected outputs to actual outputs
 - Can be brute force or automated
 - Decoupled Simulation Checking
 - Compare actual results to independently created expected results



- Example: random logic
 - Create schematic (bdf)



We will only create schematics for educational purposes Real world digital design is done almost entirely via an HDL

- Example: random logic
 - Create a VHDL file for your schematic
 - Select File → Create/Update → Create HDL Design File from Current File
 ARCHITECTURE bdf_type OF MyFirstLogic IS

Copyright (C) 2017 Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Intel Program License
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors. Please
refer to the applicable agreement for further details.

- -- PROGRAM "Quartus Prime"
- -- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" -- CREATED "Fri Feb 23 15:52:47 2018"

LIBRARY ieee; USE ieee.std_logic_1164.all;

LIBRARY work;

ENTITY MyFirstLogic IS PORT (in_A : IN STD_LOGIC; in_B : IN STD_LOGIC; out_1 : OUT STD_LOGIC; out_2 : OUT STD_LOGIC SIGNAL SYNTHESIZED_WIRE_12: STD_LOGIC; SIGNAL SYNTHESIZED_WIRE_13: STD_LOGIC; SIGNAL SYNTHESIZED_WIRE_14: STD_LOGIC; SIGNAL SYNTHESIZED_WIRE_4: STD_LOGIC; SIGNAL SYNTHESIZED_WIRE_9: STD_LOGIC; SIGNAL SYNTHESIZED_WIRE_10: STD_LOGIC; SIGNAL SYNTHESIZED_WIRE_11: STD_LOGIC;

BEGIN

SYNTHESIZED_WIRE_11 <= SYNTHESIZED_WIRE_12 AND SYNTHESIZED_WIRE_13; SYNTHESIZED_WIRE_13 <= NOT(in_A AND in_B); SYNTHESIZED_WIRE_4 <= NOT(in_A OR in_B); SYNTHESIZED_WIRE_12 <= in_B AND in_A; SYNTHESIZED_WIRE_14 <= in_A OR in_B; SYNTHESIZED_WIRE_9 <= SYNTHESIZED_WIRE_14 OR SYNTHESIZED_WIRE_12; SYNTHESIZED_WIRE_10 <= SYNTHESIZED_WIRE_4 AND SYNTHESIZED_WIRE_14; SYNTHESIZED_WIRE_8 <= SYNTHESIZED_WIRE_14 AND SYNTHESIZED_WIRE_13; out_2 <= SYNTHESIZED_WIRE_8 OR SYNTHESIZED_WIRE_9; out_1 <= SYNTHESIZED_WIRE_10 AND SYNTHESIZED_WIRE_11;

11 END bdf_type;

- Example: random logic
 - Create a component template for your design (DUT)
 - Select File → Create/Update → Create VHDL Component Declaration Files from Current File
- -- Copyright (C) 2016 Intel Corporation. All rights reserved.
- -- Your use of Intel Corporation's design tools, logic functions
- -- and other software and tools, and its AMPP partner logic
- -- functions, and any output files from any of the foregoing
- -- (including device programming or simulation files), and any
- -- associated documentation or information are expressly subject
- -- to the terms and conditions of the Intel Program License
- -- Subscription Agreement, the Intel Quartus Prime License Agreement,
- -- the Intel MegaCore Function License Agreement, or other
- -- applicable license agreement, including, without limitation,
- -- that your use is for the sole purpose of programming logic
- -- devices manufactured by Intel and sold by Intel or its
- -- authorized distributors. Please refer to the applicable
- -- agreement for further details.

-- Generated by Quartus Prime Version 16.1 (Build Build 196 10/24/2016)

-- Created on Wed Feb 21 11:07:19 2018

COMPONENT logic_schematic_example PORT (in_A : IN STD_LOGIC; in_B : IN STD_LOGIC; out_1 : OUT STD_LOGIC; out_2 : OUT STD_LOGIC); END COMPONENT;

- Example: random logic
 - Prepare to use the VHDL file
 - Remove the BDF file from the project
 - In project Navigator Files, Right click the BDF file and select: Remove file from project
 - Add the created VHDL file to the project
 - Select Project → Add/remove files in project → file name ...
 - Select the file to add
 - Set the VHDL file as the Top-Level Entity
 - In project Navigator Files, Right click the VHDL file and select: Set as Top-Level Entity

- Example: random logic
 - Create a test bench



architecture te signal IN_ signal IN_	stbench of MyFirstLogic_tb is A: std_logic; B: std_logic;
signal OUT signal OUT	_1: std_logic; _2: std_logic;
constant PER	: time := 20 ns;
Component	prototype
COMPONENT MY	FirstLogic
in_A in_B	: IN STD_LOGIC; : IN STD_LOGIC;
out_1 out_2);	: OUT STD_LOGIC

<pre>begin Device under test (DUT)</pre>	
<pre>DUT: MyFirstLogic port map(</pre>	
Brute force test process	
brute: process no sens list allow begin	ed
Initialize all inputs IN_A <= '0'; IN_B <= '0';	
run wait for PER; IN_A <= '1'; wait for PER; IN_A <= '0'; wait for PER; IN_B <= '1'; wait for PER; IN_B <= '0'; wait for PER; IN_B <= '1'; wait for PER; IN_B <= '0'; IN_B <= '0'; IN_B <= '0'; IN_B <= '0';	
end process brute; d architecture;	

- Example: random logic
 - Elaborate the design (create RTL)
 - Processing → Start → Start Analysis and Elaboration
 - Check the RTL
 - Tools → Netlist Viewers → RTL Viewer



- Example: random logic
 - Setup the test bench
 - Select Assignments → Settings → EDA Tool Settings → Simulation
 → Test Benches : enter the test bench file
 - : select the end simulation time

soloct File name	and	salact	tho	toct	hon	ch	fil	2
Select The Hame	anu	Select	Edit Test	Bench Setting	BCH	СП	тп	Ч

Category:	Device/Board
General	Simulation
Files	Specify options for generating output files for use with other EDA tools.
Libraries V IP Settings IP Catalog Search Locations Design Templates Voltage Temperature Compliation Process Settings Incremental Compliation EDA Tool Settings Design Entry/Synthesis Simulation Board-Level	Iool name: ModelSim-Altera Rung gate-level simulation automatically after compilation EDA Netlist Writer settings Format for output netlist: VHDL Output girectory: Simulation/modelsim Map illegal tDL characters Data illegal tDL characters Options for Power Estimation generate Value Change Dump (VCD) file script Script Settings.
Complex Settings VHDL Input Verlig HDL Input Default Parameters TimeQuest Timing Analyzer Assembler Design Assistant SignalTap II Logic Analyzer Logic Analyzer Interface PowerPlay Power Analyzer Settings SSN Analyzer	Design instance name: More EDA Netlist Writer Settings NativeLink settings O None © Compile test bench: synchronous_4bit_counter_tb Use script to set up simulation: O Script to compile test bench: More NativeLink Settings Beset
	W Buy Software OK Cancel Apply Help

Edit test bench settings for the selected test bench.	
Test bench name: logic_schematic_example_tb	
Top level <u>m</u> odule in test bench: logic_schematic_example_tb	
Use test bench to perform VHDL timing simulation	
Design instance name in test bench: NA	
Run simulation until all <u>v</u> ector stimuli are used	
● End simulation at: 100 ns ▼	
Test bench and simulation files	
Eile name:	<u>A</u> dd
File Name Library HDL Version	Remove
logic_schemati Default	<u>U</u> р
	Down
	<u>P</u> roperties
ОК С	ancel Help

х

© ti

- Example: random logic
 - Run the simulation
 - Select Tools \rightarrow Run Simulation Tool \rightarrow RTL Simulation



Verify the waveforms

1 full cycle