## CE 1911 Week 4 Lab: Advanced HDL Design

	Name:	
Objectives		
• Des	sign a complex HDL component	
• Imp	plement the design on the DE10	
		student
Prelab		heck off
• Cre	eate a working directory and project in Quartus for W4Lab	
Assignmen	t	
Part 1:	: Design an N bit count by M up/dn counter.	
	Design an N bit counter that counts up or down by an increment specified by an	M bit
	input signal.	
	Signals:	
	clk, rstb	
	run – 1 bit – input - (0 for hold current value, 1 for count)	
	dir – 1 bit – input - (0 for up, 1 for down)	
	incr – M bits – input - vector representing amount to increment(dec) the cou	nt
	count – N bits – output – current count	
	E.g. M = 4 would allow increments/decrements of 0 to 15	
	Create a test bench and verify your design using N = 16, M = 4.	
	Be sure to check the provided results plot for testbench expectations	
Part 2	Implement your counter on the DF10 with N = 8 M = 3	
10112	Create a DF10 implementation of your design with a 1Hz clock	
	Create a vhdl file for your DE10 implementation	
	Instantiate your design in a DE10 yhdl implementation	
	Instantiate the 1Hz clock (so we can see the LEDs changing)	
	Use CLOCK 50 for the clock	
	Use switches (6) for the inputs (except clk)	
	Use LEDs (8) for count	
Check Off		
Dei	mo and document your $16/4$ counter schematic and simulation	50%
<ul> <li>Der</li> </ul>	mo and document your DE10 implementation (instructor will provide inputs)	50%
Lab Report (informal)		
<ul> <li>Due at 4:00 pm, Monday after lab – in the box</li> </ul>		
• Inc	lude a properly documented informal lab report.	