


Logic Timing

Last update 1/15/21

Logic Timing

- Fundamentals
 - AC Characteristics
 - T_{rise} and T_{fall} : 10% - 90 %




Logic Timing

- Fundamentals

- AC Characteristics

- $V_{out} = V_{DD}(e^{-t/RC})$
 - $V_{out} = V_{DD}(1 - e^{-t/RC})$



- R

the internal equivalent resistance of the N_{MOS} or P_{MOS} devices

+

the distributed resistance of the wires (negligible for our purpose)

- C

is the internal capacitance of the N_{MOS} and P_{MOS} Drains (C_{DRAIN})


+

the Gate capacitance of any logic gates being driven

+

the capacitance of any connecting wires

} (C_{LOAD})




Logic Timing

- Fundamentals

- AC Characteristics


- $V_{out} = V_{DD}(e^{-t/RC})$
 - $V_{out} = V_{DD}(1 - e^{-t/RC})$



- R and C_{DRAIN} are gate design dependent and known
 - Fixed for any given gate
 - C_{LOAD} = capacitance of driven gates + interconnect
 - Circuit dependent

Logic Timing

- Gate level timing
 - Each gate **input** has an equivalent input load factor
 - Models the input capacitance
 - Load equivalent (LE)
 - Technology / Process dependent




Logic Timing

- Gate level timing
 - Each gate has internal delay
 - Assumes a fixed external load – 1 LE
 - Circuit dependent – but fixed
 - Technology / Process dependent



Logic Timing


- Gate level timing
 - Each gate has a variable delay factor - r
 - Function of the gate's drive capability
 - Modifies the circuit delay based on the amount of loading
 - Circuit dependent



$$t_{pd_{inv}} + r \times 1 \text{ LE}$$

Logic Timing

- Gate level timing
 - Long wires have enough capacitance to impact delays
 - Model long wires in terms of load equivalents (LEs)
 - Modifies the circuit delay based on the amount of loading
 - Circuit dependent




$$t_{pd_{inv}} + r \times (3 \text{ LE} + 1 \text{ LE})$$

Digital Circuit Timing

- Gate level timing

$$t_{pd} = t_{\text{fixed_delay}} + r_{\text{variable_delay_factor}} * \text{Load Equivalents}$$

Gate	INV	Standard			
		2-NAND	2-NOR	4-NAND	4-NOR
Input load factor	0.8	1.0	1.0	1.75	1.75
Fixed delay factor	50ps	65ps	65ps	80ps	80ps
Variable delay factor (r)	5ps/LE	8ps/LE	8ps/LE	12ps/LE	12ps/LE



$$t_{pd} = 65\text{ps} + 8\text{ps/LE} * (0.8\text{LE} + 1.75\text{LE}) = 84.5\text{ps}^{**}$$


** we are assuming interconnect capacitance is negligible

Digital Circuit Timing

- Gate level timing

$$t_{pd} = t_{\text{fixed_delay}} + r_{\text{variable_delay_factor}} * \text{Load Equivalents}$$

Gate	INV	Standard			
		2-NAND	2-NOR	4-NAND	4-NOR
Input load factor	0.8	1.0	1.0	1.75	1.75
Fixed delay factor	50ps	65ps	65ps	80ps	80ps
Variable delay factor (r)	5ps/LE	8ps/LE	8ps/LE	12ps/LE	12ps/LE



$$t_{pd} = 65\text{ps} + 8\text{ps/LE} * (0.8\text{LE} + 1.75\text{LE} + 3.0\text{LE}) = 109.4\text{ps}$$