

# State Machine Design

Last updated 2/23/21

# State Machine Design

- These slides walk through the process to design a finite state machine by hand
- Upon completion: You should be able to design a FSM by hand

# State Machine Design

- Design Process

- 1) Identify the states – collectively these make a state variable
- 2) Identify the Inputs and Outputs
- 3) Assign values for each input/output (encoding)
- 4) Create a state transition diagram / table
- 5) Assign values for the state variable for each state (encoding)
- 6) Create truth tables for the combinational logic blocks in the machine model: next state, output
- 7) Minimize the next state and output equations using K-maps or Boolean Algebra techniques
- 8) Draw the circuit schematic
- 9) Verify the solution
- 10) Build the physical circuit
- 11) Test the physical circuit to ensure correct operation

# State Machine Design

- Design Process – Identify the states

1

- Most critical part of the process
  - Decisions here impact the complexity, speed, efficiency and cost of the solution
  - Focus on required outputs / actions
- 
- Stop Light
    - RG, RY, GR, YR
    - Leaving out RR, Flashing Red, emergency override, ...

# State Machine Design

- Design Process – Identify the inputs and outputs

2

- Driven by specification and state selection

- Stop Light

- Inputs

- Reset
    - Traffic N/S
    - Traffic E/W

- Outputs

- Green
    - Yellow
    - Red

# State Machine Design

- Design Process – Assign values for each input/output (encoding)

3

- Stop Light

- Inputs


- Reset
    - Traffic N/S
    - Traffic E/W

Input	Encoding
Reset	n/a
N/S	n/a
E/W	n/a

- Outputs

- Green
    - Yellow
    - Red

Output	Encoding
Green	00
Yellow	01
Red	10




# State Machine Design

- Design Process – Create a state transition diagram

4

- Ensure each input and output is covered
- Watch for possible infinite loops
- Watch for floating (not accessible) states

- Stop Light



# State Machine Design

- Design Process – Create a state transition table


4

- Ensure each input and output is covered
- Watch for possible infinite loops
- Watch for floating (not accessible) states

## • Stop Light

Current State S	Inputs		Next State S'
	T <sub>NS</sub>	T <sub>EW</sub>	
ST0	0	0	ST1
ST0	0	1	ST1
ST0	1	0	ST0
ST0	1	1	ST0

Current State S	Inputs		Next State S'
	T <sub>NS</sub>	T <sub>EW</sub>	
ST0	0	x	ST1
ST0	1	x	ST0
ST1	x	x	ST2
ST2	x	0	ST3
ST2	x	1	ST2
ST3	x	x	ST0





# State Machine Design

- Design Process – Assign state variable values for each state

5

- Many possible encodings (covered later)
  - Simple solution is a binary encoding: 000, 001, 010, 011, ...
- 
- Stop Light
    - 4 states → 2 bit binary encoding

State	Encoding $S_{1:0}$
ST0	00
ST1	01
ST2	10
ST3	11


# State Machine Design

- Design Process – Create truth tables for **Next State** and Output logic

6

- Use the state transition table and encodings
- Stop Light

Current State $S$	Inputs		Next State $S'$
	$T_{NS}$	$T_{EW}$	
ST0	0	x	ST1
ST0	1	x	ST0
ST1	x	x	ST2
ST2	x	0	ST3
ST2	x	1	ST2
ST3	x	x	ST0



Current State		Inputs		Next State	
$S_1$	$S_0$	$T_{NS}$	$T_{EW}$	$S_1'$	$S_0'$
0	0	0	x	0	1
0	0	1	x	0	0
0	1	x	x	1	0
1	0	x	0	1	1
1	0	x	1	1	0
1	1	x	x	0	0


# State Machine Design

- Design Process – Create truth tables for Next State and **Output logic**

6

- Use the state transition table and encodings

- Stop Light



# State Machine Design

- Design Process – Minimize the **Next State** and Output logic

7

- **Boolean Algebra** or K-maps
- Stop Light

Current State		Inputs		Next State	
S1	S0	T <sub>NS</sub>	T <sub>EW</sub>	S1'	S0'
0	0	0	x	0	1
0	0	1	x	0	0
0	1	x	x	1	0
1	0	x	0	1	1
1	0	x	1	1	0
1	1	x	x	0	0

$$\begin{aligned} S1' &= \overline{S1}S0 + S1\overline{S0}T_{EW} + S1\overline{S0}T_{EW} \\ &= \overline{S1}S0 + S1\overline{S0} \\ &= S1 \oplus S0 \end{aligned}$$

$$S0' = \overline{S1}S0T_{NS} + S1\overline{S0}T_{EW}$$


# State Machine Design

- Design Process – Minimize the Next State and Output logic

7


- Boolean Algebra or K-maps
- Stop Light

Current State		Outputs			
S1	S0	L <sub>NS</sub> 1	L <sub>NS</sub> 0	L <sub>EW</sub> 1	L <sub>EW</sub> 0
0	0	0	0	1	0
0	1	0	1	1	0
1	0	1	0	0	0
1	1	1	0	0	1



# State Machine Design

- Schematic




# State Machine Design

- Design Process – Draw / create the schematic

- Quartus

8

- Stop Light



# State Machine Design

- Verify the solution

- Design Process



- 9
  - Create VHDL file
  - Create component file
  - Remove BDF
  - Add VHDL file
  - Create Test bench
  - Elaborate the design
  - Setup simulation
    - Assignments – Settings – simulation
  - Run simulation



# State Machine Design

- Verify the solution

9



Color added by hand