

VHDL Review

Last updated 2/16/21

VHDL Review

- VHDL
- VHSIC Hardware Description Language
- Very High Speed Integrated Circuit

VHDL Review

- Concurrent (combinational) Logic in HDL
 - Concurrent activities are happening all the time (in parallel)
 - Assignment: `<=`
 - with-select
 - when-else

`z <= (b or c) when (d = '0') else (e and f);` -- z can change if any value
-- changes, immediately

VHDL Review

• Basic VHDL file

```
-----  
--  
-- basic_vhdl.vhdl  
-- Created: 7/16/18  
-- By: johnsontimoj  
-- For: EE3921  
--  
  
-- File Overview ---  
--  
-- This file demonstrates basic VHDL file structure  
  
-- File Details ---  
-----
```

Header
Information

```
-- Library inclusions  
library IEEE;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;
```

Library
Inclusions

```
-- Entity definition  
entity basic_vhdl is  
  generic( N: positive := 8);  
  port(  
    i_a: in std_logic;  
    i_b: in std_logic;  
    i_c: in std_logic;  
    i_p: in std_logic_vector(N-1 downto 0);  
    i_q: in std_logic_vector(N-1 downto 0);  
    i_r: in std_logic_vector(N-1 downto 0);  
    o_x: out std_logic;  
    o_y: out std_logic_vector(N-1 downto 0)  
  );  
end entity;
```

Entity

```
-- Behavioral Architecture Definition  
architecture behavioral of basic_vhdl is  
  signal e: std_logic;  
  signal f: std_logic;  
  signal g: std_logic;  
  signal t: unsigned(N-1 downto 0);  
  signal u: signed(N-1 downto 0);
```

Architecture

Internal
signals

Begin

```
e <= i_a and i_b;  
f <= i_c nor i_a;  
g <= e xor f;  
o_x <= g and not i_p(3);
```

Architectural
Definition

```
t <= unsigned(i_p xor i_q);  
u <= signed("11" & i_a & t(4) & i_r(3 downto 2) & i_a & g);  
o_y <= (7 => '1', 4 => u(5), 1 => i_a, 5 => t(4), others => '1'); -- array assignment
```

end architecture;


Generic

Ports

VHDL Review

- Basic VHDL file

```
e <= i_a and i_b;  
f <= i_c nor i_a;  
g <= e xor f;  
o_x <= g and not i_p(3);  
  
t <= unsigned(i_p xor i_q);  
u <= signed("11" & i_a & t(4) & i_r(3 downto 2) & i_a & g);  
o_y <= (7 => '1', 4 => u(5), 1 => i_a, 5 => t(4), others => '1');
```



```
port(  
  i_a: in    std_logic;  
  i_b: in    std_logic;  
  i_c: in    std_logic;  
  i_p: in    std_logic_vector(N-1 downto 0);  
  i_q: in    std_logic_vector(N-1 downto 0);  
  i_r: in    std_logic_vector(N-1 downto 0);  
  o_x: out   std_logic;  
  o_y: out   std_logic_vector(N-1 downto 0)  
);
```

VHDL Review

- Basic VHDL – Structural file


- Full Adder

```
-----  
--  
-- full_adder.vhdl  
--  
-- by: johnsontimoj  
--  
-- created: 7/5/2017  
--  
-- version: 0.0  
--  
-----  
-----  
--  
-- 1 bit full adder  
--  
-- inputs: a, b, cin  
--  
-- outputs: s, cout  
--  
-----  
  
library IEEE;  
use ieee.std_logic_1164.all;
```

```
entity full_adder is  
    port( i_a:    in std_logic;  
          i_b:    in std_logic;  
          i_cin:  in std_logic;  
          o_s:    out std_logic;  
          o_cout: out std_logic  
    );  
end entity;  
  
architecture behavioral of full_adder is  
  
    signal p: std_logic;  
    signal g: std_logic;  
  
begin  
  
    p <= i_a xor i_b;  
    g <= i_a and i_b;  
  
    o_s <= p xor i_cin;  
    o_cout <= g or (p and i_cin);  
  
end;
```

VHDL Review

- Basic VHDL – Structural file
- Full Adder



VHDL Review

• Basic VHDL – Structural file

```
-----  
--  
-- adder_4bit.vhdl  
--  
-- by: tj  
--  
-- created: 7/5/2017  
--  
-- version: 0.0  
--  
-----  
--  
-- 4 bit adder to show cell instantiation  
--  
-- inputs: - a, b, cin  
--  
-- outputs: - sum, cout  
--  
-----  
library IEEE;  
use ieee.std_logic_1164.all;  
  
entity adder_4bit is  
    port( i_A:      in std_logic_vector(3 downto 0);  
          i_B:      in std_logic_vector(3 downto 0);  
          i_CIN:    in std_logic;  
          o_SUM:    out std_logic_vector(3 downto 0);  
          o_COUT:   out std_logic  
    );  
end entity;  
  
architecture structural of adder_4bit is
```

Top Level
Entity

```
-----  
-- 1 bit full adder prototype  
-----  
component full_adder is  
    port( i_a:      in std_logic;  
          i_b:      in std_logic;  
          i_cin:    in std_logic;  
          o_s:      out std_logic;  
          o_cout:   out std_logic  
    );  
end component;
```

Component
Prototype

```
-----  
-- intermediate carries mapped to co  
-- with 1st stage Cout mapped to co(0) and 4th stage cout mapped to co(3)  
-----  
signal co: STD_LOGIC_VECTOR(3 downto 0); -- intermediate carries  
-- no vector interpretation
```


```
begin  
  
    add_0: full_adder port map( i_a => i_A(0),  
                                i_b => i_B(0),  
                                i_cin => i_CIN,  
                                o_s => o_SUM(0),  
                                o_cout => co(0)  
    );  
  
    add_1: full_adder port map( i_a => i_A(1),  
                                i_b => i_B(1),  
                                i_cin => co(0),  
                                o_s => o_SUM(1),  
                                o_cout => co(1)  
    );  
  
    add_2: full_adder port map( i_a => i_A(2),  
                                i_b => i_B(2),  
                                i_cin => co(1),  
                                o_s => o_SUM(2),  
                                o_cout => co(2)  
    );  
  
    add_3: full_adder port map( i_a => i_A(3),  
                                i_b => i_B(3),  
                                i_cin => co(2),  
                                o_s => o_SUM(3),  
                                o_cout => co(3)  
    );  
  
    o_COUT <= co(3);  
  
end architecture;
```

Instantiations

Explicit
Port
Mapping

VHDL Review

- Basic VHDL – Structural file



VHDL Review

- VHDL – Selection

- `with-select`

- Choose a value when a certain situation exists

```
with decision_signal select result_signal <=      -- exhaustive list
result_value when decision_value,
result_value when decision_value,
result_value when decision_value,
result_value when decision_value;
```

Limitation: Only one result signal

VHDL Review

- VHDL – Selection
 - with-select

Exhaustive List

```
with inA select outA <= "0100" when "01",  
                        "0010" when "10",  
                        "0001" when "11",  
                        "1010" when "00",  
                        "0000" when others;
```

Partial List

```
with inA select outA <= "0100" when "01",  
                        "0010" when "10",  
                        "0000" when others;
```

Partially Common Result

```
with inA select outA <= "0100" when "01",  
                        "0010" when "10",  
                        "0001" when ("11" or "00"),  
                        "0000" when others;
```

Complex Selection

```
with (inA and inB) select outA <= "0100" when "01",  
                                   "0010" when "10",  
                                   "0001" when "00",  
                                   "0000" when others;
```

VHDL Review

- VHDL – Selection
 - with-select

```
-----  
--  
-- with_select.vhdl  
--  
-- created 7/5/2018  
-- tj  
--  
-- rev 0  
-----  
--  
-- with-select example  
--  
-----  
--  
-- Inputs: C  
-- Outputs: V  
--  
-----  
library ieee;  
use ieee.std_logic_1164.all;  
  
entity with_select is  
  port (  
    i_C:  in std_logic_vector(3 downto 0);  
    o_V:  out std_logic_vector(3 downto 0)  
  );  
end entity;
```

architecture behavioral of with_select is

begin

-- Code to show mux


```
  with i_C select o_V <=  
    "0001" when "0000",  
    "0010" when "0001",  
    "0011" when "0010",  
    "0100" when "0011",  
    "0101" when "0100",  
    "0110" when "0101",  
    "0111" when "0110",  
    "1000" when "0111",  
    "1001" when "1000",  
    "0000" when others;
```

end behavioral;

VHDL Review

- VHDL – Selection
 - with-select

Mux3 0000 0001 0101 0101
 0000 0000 0110 0110
 0000 0000 0111 1000
 Mux0 0000 0001 1000 0000



i_C = 1111	0000	0001	0101	0101
	0000	0000	0110	0110
	0000	0000	0111	1000
i_C = 0111	0000	0001	0101	0101
	0000	0000	0110	0110
	0000	0000	0111	1000
i_C = 0000	0000	0001	1000	0000

"0111" when "0110",
 "1000" when "0111",
 "....." when "....."

VHDL Review

- VHDL – Selection
 - `when-else`
 - Choose a value when a certain situation exists

```
result_signal <= result_value when decision_signal = decision_value else  
result_value when decision_signal = decision_value else  
result_value when decision_signal = decision_value else  
result_value;
```

Limitation: Only one result signal

VHDL Review

- VHDL – Selection
 - when-else

Exhaustive List

```
outA <= "1000" when inA = "00" else  
       "0100" when inA = "01" else  
       "0010" when inA = "10" else  
       "0010" when inA = "11" else  
       "0001";
```

Partial List

```
outA <= "1000" when inA = "00" else  
       "0100" when inA = "01" else  
       "0001";
```

Partially Common Result

```
outA <= "1000" when inA = "00" else  
       "0100" when inA = "01" else  
       "0010" when inA = ("10" or "11") else  
       "0001";
```

Complex Selection

```
outA <= "1000" when (inA or inB) = "00" else  
       "0100" when (inA or inB) = "01" else  
       "0010" when (inA or inB) = "10" else  
       "0001";
```

VHDL Review

- VHDL – Selection
 - when-else

```
-----  
--  
-- when_else.vhdl  
--  
-- created 7/5/2018  
-- tj  
--  
-- rev 0  
-----  
--  
-- when-else example  
--  
-----  
--  
-- Inputs: C  
-- Outputs: V  
--  
-----  
library ieee;  
use ieee.std_logic_1164.all;  
  
entity when_else is  
    port (  
        i_C:  in std_logic_vector(3 downto 0);  
        o_V:  out std_logic_vector(3 downto 0)  
    );  
end entity;
```

architecture behavioral of when_else is

begin

```
    o_V <=  "0001" when i_C = "0000" else  
           "0010" when i_C = "0001" else  
           "0011" when i_C = "0010" else  
           "0100" when i_C = "0011" else  
           "0101" when i_C = "0100" else  
           "0110" when i_C = "0101" else  
           "0111" when i_C = "0110" else  
           "1000" when i_C = "0111" else  
           "1001" when i_C = "1000" else  
           "0000";
```

end behavioral;

VHDL Review

- VHDL – Selection
 - when-else

