

Last updated 4/28/22


Memory Taxonomy



Cost/Density Comparison





- Critical Memory Considerations
 - Largest slowest
 - Fastest most expensive
 - Can't have everything in a single solution
 - → Memory Hierarchy
 - Issue with a hierarchy
 - Must transfer data up and down the hierarchy
 - As slow as the slowest level addressed



- Memory Hierarchy Considerations
 - Two aspects of processor applications make a memory hierarchy workable
 - Temporal Locality
 - You are more likely to uses something you recently used
 - Loops, calculated values, ...
 - Spatial Locality
 - You are likely to use something that is close to something you recently used
 - Linear code, small loops, data structures

- Memory Hierarchy Considerations
 - Transitions are limited between adjacent levels in the hierarchy
 - Transfer units of information
 - Line or Block
 - Different for each level
 - If what we want is in the memory we are looking at → HIT
 - If what we want is not in the memory we are looking at → MISS






- Memory Hierarchy Considerations
 - Increasing access CPU Typical System K -SRAM, expensive Cost/mm² Registers L2 M 13 3D-DRAM, High B/W, Low Density Cache (SRAM) DRAM1 2 High density DIMMs L/S vs. R/W Main Memory (DRAM) SCM1 NAND, Low \$/mm² SSD1/SCM2 NAND, Disk, Cloud Storage (HDD or Flash) **Bulk Storage**
 - Advanced systems may have 2,3,4 levels of cache
 - Each is progressively slower and larger
 - Size is targeted at holding entire applications


time from CPU

- Basic Memory Topology
 - Array of single bit cells
 - Row decoder chooses 1 row ADDRESS
 - Rows are typically called wordlines
 - Columns are typically called bitlines
 - Non optimal
 - Physical implementation
 - Array
 - Decoder
 - Speed



8 bit output

- General Memory Topology
 - Array of single bit cells
 - Row decoder chooses 1 row
 - Column decoder chooses one column
 - 1,4,8,16,32,64,128,... bits/column



- General Memory Topology
 - Read the description very carefully
 - 1Gb memory in a x4 configuration
 - Total of 1Gb
 - Is different than
 - 1Gb x 4 memory
 - Total of 4Gb

- General Memory Topology
 - Example
 - 16Mb memory in a x4 configuration
 - x4 means each column is 4 bits
 - 16Mb → 16,777,216 bits
 - 16Mb in a x4 configuration \rightarrow 4,194,304 individual addresses
 - 4,194,304 addresses → 22 address bits
 - x4 means 4 bit cells for every column
 - Assuming a square memory array and a square bit cell → 4 times as many rows as columns
 - 22 address bits → 12 bits of row address and 10 bits of column address

General Memory Topology

16Mb in x4 configuration

