

N-MOS Circuits

Last updated 4/5/22

N-MOS Circuits

- Parameters $K_n = \frac{W\mu_n C_{ox}}{2L}$

$$K_n = \frac{k'_n W}{2L} \quad k'_n = \mu_n C_{ox}$$

μ_n, C_{ox} fixed for a given semiconductor process \rightarrow

k'_n fixed for a given semiconductor process

$$I_D = K_n [2(V_{GS} - V_{tn})V_{DS} - V_{DS}^2]$$

$$I_D = \frac{k'_n W}{2L} [2(V_{GS} - V_{tn})V_{DS} - V_{DS}^2]$$

$$C_{Gn} = W \times L \times \frac{k'_n}{\mu_n}$$

$$V_{DSsat} = V_{GS} - V_{th}$$


$$I_D = K_n (V_{GS} - V_{tn})^2$$

$$I_D = \frac{k'_n W}{2L} (V_{GS} - V_{tn})^2$$

N-MOS Circuits

- Enhancement Mode
 - A bias is required to form the channel

- 4-terminal symbol



- In digital applications the Source is typically tied to
 - Vdd for P-MOS
 - Gnd for N-MOS



- The simplified logic symbols




Note – almost all N-MOS and P-MOS devices used today are enhancement mode – so the dashed line is omitted

N-MOS Circuits

- Depletion Mode
 - No bias is required to form the channel

- 4-terminal symbol



- In digital applications the Source is typically tied to
 - Vdd for P-MOS
 - Gnd for N-MOS




- The simplified logic symbols



N-MOS Circuits

- Simple Inverter - Design

Assuming V_{dd} is big enough to keep the NMOS device in saturation at the switching point



$$\frac{V_{dd} - V_{ds}}{R} = \frac{k'_n W}{2 L} (V_{ds} - V_t)^2$$

Desire a switching point mid way

$$V_{out} = V_{in} = V_{dd}/2 = V_{ds}/2$$


$$\frac{V_{dd}/2}{R} = \frac{k'_n W}{2 L} (V_{dd}/2 - V_t)^2$$

$$R = \frac{V_{dd}/2}{\frac{k'_n W}{2 L} (V_{dd}/2 - V_t)^2}$$

$$\frac{W}{L} = \frac{V_{dd}/2}{R \frac{k'_n}{2} (V_{dd}/2 - V_t)^2}$$

N-MOS Circuits

- Simple Inverter - Design



$$V_t = 1V$$

$$V_{dd} = 3.3V$$

$$W/L = 20$$



$$k'_n = 14\mu A/V^2$$

$$R = \frac{V_{dd}/2}{\frac{k'_n W}{2L} (V_{dd}/2 - V_t)^2}$$

$$R = 27.9K\Omega$$

N-MOS Circuits

- Simple Inverter - Design





N-MOS Circuits

- Simple Inverter – Design

- Power dissipation

- V_{in} low – 0mA
- V_{in} High – (V_{dd}/R)


- $P_{ave} = (V_{dd}/2R) \times V_{dd}$



$$P_{ave} = (3.3V/55.8K\Omega) \times 3.3V = 195\mu W$$


N-MOS Circuits

- Simple Inverter – Design



N-MOS Circuits

- Enhancement Load Inverter - Design



M2 is always in saturation

For $V_{in} = 0$, $I_{d1} = I_{d2} = 0$


$$I_{d2} = \frac{k'_n W2}{2 L2} (V_{gs2} - V_t)^2 = 0$$

$$\rightarrow V_{gs2} = V_t = V_{ds2}$$

$$\text{Maximum } V_{OH} = V_{dd} - V_t$$

N-MOS Circuits

- Enhancement Load Inverter - Design



M2 is always in saturation

Assuming Vdd is big enough to keep M1 in saturation at the switching point

$$\frac{k'_n W2}{2 L2} (V_{gs2} - V_t)^2 = \frac{k'_n W1}{2 L1} (V_{gs1} - V_t)^2$$

$$\frac{k'_n W2}{2 L2} (V_{dd} - V_{out} - V_t)^2 = \frac{k'_n W1}{2 L1} (V_{in} - V_t)^2$$

Desire a consistent switching point $V_{in} = V_{out}$



$$V_{switch} = \frac{V_{dd} - V_t + V_t \left(1 + \sqrt{\frac{W1/L1}{W2/L2}} \right)}{1 + \sqrt{\frac{W1/L1}{W2/L2}}}$$

$$\frac{W1/L1}{W2/L2} = \left(\frac{V_{dd} - V_t}{V_{sw} - V_t} - 1 \right)^2$$

N-MOS Circuits

- Enhancement Load Inverter - Design

$V_t = 1V$
 $V_{dd} = 3.3V$
 $k'_n = 14\mu A/V^2$




	V (1)	V (2)
x1	1.0840	1.0840
y1	715.2513m	2.2969
x2	1.0859	1.0859
y2	1.0860	1.0833
dx	1.8539m	1.8539m
dy		
dy/dx		

I have not found the error here

1.15V switching pt
 → 200:1 W/L ratio


N-MOS Circuits

- Enhancement Load Inverter - Design



N-MOS Circuits


- Enhancement Load Inverter - Design



faster, smaller
10x power

N-MOS Circuits

- Depletion Load Inverter - Design



M2 $V_{gs} = 0$

Assuming V_{dd} is big enough to keep M2 and M1 in saturation at the switching point

$$\frac{k'_{nd} W2}{2 L2} (V_{gs2} - V_{td})^2 = \frac{k'_n W1}{2 L1} (V_{gs1} - V_t)^2$$

$$\frac{k'_{nd} W2}{2 L2} (-V_{td})^2 = \frac{k'_n W1}{2 L1} (V_{gs1} - V_t)^2$$


Desire a consistent switching point $V_{in} = V_{out}$

$$\frac{k'_{nd} W2}{2 L2} (-V_{td})^2 = \frac{k'_n W1}{2 L1} (V_{dd}/2 - V_t)^2$$


$$\frac{W1/L1}{W2/L2} = \left(\frac{-V_{td}}{(V_{dd}/2 - V_t)} \right)^2$$

N-MOS Circuits

- Depletion Load Inverter - Design




$V_t = 1V$
 $V_{td} = -1V$
 $V_{dd} = 3.3V$
 $k'_n = 14\mu A/V^2$
 $k'_{nd} = 14\mu A/V^2$



	V (2)	V (3)
x1	1.6448	1.6448
y1	164.9246m	3.3000
x2	1.6455	1.6455
y2	1.7160	1.7134
dx	694.6388μ	694.6388μ
dy	1.5511	-1.5866
dy/dx	2.2330k	-2.2840k
1/dx	1.4396k	1.4396k


N-MOS Circuits

- Depletion Load Inverter - Design




N-MOS Circuits

- N-MOS Gates



N-MOS Circuits

- N-MOS Gates



N-MOS Circuits

- N-MOS Gates

