Last updated 10/31/24

Gate Concepts



We can generalize our inverter results to account for more complex gates

Ensure every input combination results in either: The Pull-up network provides a path to V_{DD} or The Pull-down network provides a path to GND

The Pull-down network provides a path to GND never Both

CMOS Gates - NOR



If ANY input is high, pull-down is on, pull-up is off \rightarrow output is low If ALL inputs are low, pull-down is off, pull-up is on \rightarrow output is high NOR OUT

С

CMOS Gates - NAND



If ANY input is low, pull-up is on, pull-down is off \rightarrow output is high If ALL inputs are high, pull-up is off, pull-down is on \rightarrow output is low

- AND / OR
 - Note CMOS technology has an inherent inversion operation when configured into a gate
 - AND gates require a NAND gate and an Inverter

OR gates require a NOR gate and an Inverter



If ONLY ONE input is high, pull-up is on, pull-down is off \rightarrow output is high



If ONLY ONE input is high, pull-down is on, pull-up is off \rightarrow output is low

A 🖸 B

1

0

0

- Complex Gates
 - Special function gates can be created using the Pull-up / Pull-down concept





Α	В	С	AB + C
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

- CMOS Tristate Inverter
 - What can we do if we want multiple circuits to drive a single wire (but never at the same time) V_{DD}



- CMOS Transmission Gates
 - Use parallel P-MOS and N-MOS devices as a "pass gate"

cntlB

- Passes both '0's and '1's
- Bi-directional
- Requires cntl and cntlB

