


# Flip-Flop Timing

Last updated 10/24/24


# Flip-Flop Timing

- D Flip-Flop (data)
  - Edge triggered




# Flip-Flop Timing

- D Flip-Flop (data)
  - Edge triggered
  - Delay from clk to output change





# Flip-Flop Timing

- D Flip-Flop (data)
  - $t_{cq}$  – time from clk to Q valid





# Flip-Flop Timing

- D Flip-Flop –  $T_{CQ}$




# Flip-Flop Timing

- D Flip-Flop -  $T_{CQ}$




# Flip-Flop Timing

- D Flip-Flop -  $T_{CQ}$




# Flip-Flop Timing

- D Flip-Flop -  $T_{CQ}$





$t = 0$  at clock edge





# Flip-Flop Timing

- D Flip-Flop -  $T_{CQ}$




# Flip-Flop Timing

- D Flip-Flop -  $T_{CQ}$




# Flip-Flop Timing

- D Flip-Flop -  $T_{CQ}$




After 3.5 ns




# Flip-Flop Timing

- D Flip-Flop -  $T_{CQ}$





After 4 ns

$T_{CQ} = 4\text{ns}$   
Q changes here  
but A is not latched yet



# Flip-Flop Timing


- D Flip-Flop -  $T_{CQ}$



# Flip-Flop Timing

- D Flip-Flop –  $T_{SU}$ 
  - Time D must be stable before the clock edge
  - Not as bad as this would indicate (more analysis required)
    - Typically,  $T_{SU}$  is small compared to  $T_{CO}$

clk low – DC state




It takes 5.5ns for D to be stable if we changed it  $\rightarrow T_{SU} = 4.5\text{ns}$

# Flip-Flop Timing



- D Flip-Flop –  $T_{\text{HOLD}}$ 
  - Time D must remain stable after the clock edge
  - Not as bad as this would indicate (more analysis required)
    - Typically,  $T_{\text{HOLD}}$  is designed to be 0ns

After 5 ns



# Flip-Flop Timing


- D Flip-Flop –  $T_{CQ}$



- Propagation Delays



- Clk to Q
- Clk to QB
- RSTB to Q
- SET to Q

...




# Flip-Flop Timing

- D Flip-Flop –  $T_{SU}$ 
  - Data changes before Clk ↑



case 1





Proper operation requires the data to be stable for some amount of time before the clock rises → **SETUP TIME**

Input is ready for second latch


Input is supported by feedback

# Flip-Flop Timing

- D Flip-Flop –  $T_{SU}$ 
  - Data changes before Clk ↑



case 2





Proper operation requires the data to be stable for some amount of time before the clock rises → SETUP TIME

Input does not make it through the pass gate



# Flip-Flop Timing

- D Flip-Flop –  $T_{SU}$ 
  - Setup
  - Consider changing D just **before** the rising edge of clock
    - At a minimum requires the new value to get to N1 before the first pass-gate closes
    - May require as long as it takes for N1' to transition
    - → minimum **SETUP** time (data stable before rising clock edge)
    - Established by detailed analysis or characterization



# Flip-Flop Timing

- D Flip-Flop –  $T_{HOLD}$ 
  - Data changes after Clk  $\uparrow$





Proper operation requires the data to stay stable for some amount of time after the clock rises → HOLD TIME

case 1

case 2

# Flip-Flop Timing


- D Flip-Flop –  $T_{\text{HOLD}}$ 
  - Hold
  - Consider changing D just **after** the rising edge of clock
    - Data must stay constant until the pass gate closes
    - → minimum **HOLD** time (data stable after rising clock edge)
    - Note – front end inverter delay complicates this analysis
      - $T_{\text{inv}} > T_{\text{pass gate}} \rightarrow T_{\text{hold}} < 0$
    - Established by detailed analysis or characterization



# Flip-Flop Timing

- D Flip-Flop

Any D changes in these times  
can cause un-predictable results



# Flip-Flop Timing

- Flip-Flop Timing
  - Other topologies may require different analysis for setup and hold requirements
  - Most designs have a positive setup time and a 0 or negative hold time
    - This allows synchronous system design

# Flip-Flop Timing

- CD4013B – CMOS D-FF

## 6.6 Electrical Characteristics: Dynamic

at  $T_A = 25^\circ\text{C}$ , input  $t_r, t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 20 \text{ k}\Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}, t_{PLH}$	Propagation delay time, clock to Q or $\bar{Q}$ outputs	$V_{DD} = 5$		150	300	ns
		$V_{DD} = 10$		65	130	
		$V_{DD} = 15$		45	90	
$t_{PLH}$	Set to Q or reset to $\bar{Q}$	$V_{DD} = 5$		150	300	ns
		$V_{DD} = 10$		65	130	
		$V_{DD} = 15$		45	90	
$t_{PHL}$	Set to $\bar{Q}$ or reset to Q	$V_{DD} = 5$		200	400	ns
		$V_{DD} = 10$		85	170	
		$V_{DD} = 15$		60	120	
$t_{THL}, t_{TLH}$	Transition time	$V_{DD} = 5$		100	200	ns
		$V_{DD} = 10$		50	100	
		$V_{DD} = 15$		40	80	
$f_{CL}$	Maximum clock input frequency <sup>(1)</sup>	$V_{DD} = 5$	3.5	7		MHz
		$V_{DD} = 10$	8	16		
		$V_{DD} = 15$	12	24		
$t_W$	Minimum clock pulse width	$V_{DD} = 5$		70	140	ns
		$V_{DD} = 10$		30	60	
		$V_{DD} = 15$		20	40	
	Minimum set or reset pulse width	$V_{DD} = 5$		90	180	ns
		$V_{DD} = 10$		40	80	
		$V_{DD} = 15$		25	50	
$t_S$	Minimum data setup time	$V_{DD} = 5$		20	40	ns
		$V_{DD} = 10$		10	20	
		$V_{DD} = 15$		7	15	
$t_H$	Minimum data hold time	$V_{DD} = 5, 10, 15$		2	5	ns

# Flip-Flop Timing

- D Flip-Flop

