

VHDL Generation


Last updated 1/13/25

VHDL Generation

- VHDL Design Capture
 - Process
 1. Create a new Quartus Project – see the [Quartus Project Setup](#) slides
 2. Open a new [VHDL](#) file(vhdl)
 3. Enter the VHDL code
 4. Set [Top Level Entity](#)
 5. Run [Analysis](#) to verify connectivity

Schematic Generation


1. Create a new Quartus Project – see the Quartus Project Setup slides




VHDL Generation

2. Open a new VHDL file (BDF)

- File → New → VHDL File
- OK




- File → Save As
 - Change the name to a descriptive name
- Save



Be sure to use the
.vhdl file extension
.vhd means virtual
hard drive to Windows

VHDL Generation


3. Enter Code



VHDL Generation

4. Set the Top Level Entity


- Select **Files**
- Rt-click on the design → **Set as Top Level Entity**



VHDL Generation

5. Run Analysis to verify the connections

- Processing → Analyze Current File



The screenshot shows a software interface for running VHDL analysis. At the top, there is a toolbar with various icons: All (selected), Filter, Find, and Find Next. Below the toolbar is a table with three columns: Type, ID, and Message. The Type column uses icons to represent message levels: blue for information, red for errors, purple for warnings, and yellow for critical errors. The ID column contains numerical identifiers. The Message column displays the log output of the analysis command. A red circle highlights the final message in the log.

| Type | ID | Message |
|------|-------|--|
| i | | ***** |
| > i | | Running Quartus Prime Analyze current File |
| i | | Command: quartus_map --read_settings_files=on --write_settings_files=off hdI_capture |
| ! | 18236 | Number of processors has not been specified which may cause overloading on shared r |
| i | 20030 | Parallel compilation is enabled and will use 10 of the 10 processors detected |
| > i | | Quartus Prime Analyze current File was successful. 0 errors, 2 warnings |