Lab 5 Intro

Last updated 1/29/25

Lab 5 Intro

· Goal:

- Complete a VHDL design from start to finish
 - Create a logic design from a set of requirements
 - Create VHDL to code the design
 - Run simulations on the VHDL code
 - Synthesize logic and implement it on the DE10
 - Verify the design

Lab 5 Intro

- Process
 - Create a paper solution
 - Review the VHDL Generation slides
 - Create VHDL code for your design
 - Review the VHDL Simulation via University Waveform Viewer slides
 - Run a simulation of your design
 - Determine the inputs
 - Verify the outputs
 - Review the VHDL to DE10 slides
 - Implement your design on the DE10
 - Synthesize
 - Map Pins
 - Program
 - Verify the design
- Repeat for Part 2