


SDRAM

Last updated 3/26/25


Memory - SDRAM

- SDRAM — Synchronous Dynamic Random Access Memory
 - Memory cell (1 bit) is based on capacitor charge storage
 - Bit value decays over time
 - must be recharged — called a refresh cycle
 - Standard SDRAM transfers 1 word each array access
 - DDR — double data rate — transfers 2 words each array access
 - DDR2, DDR3, DDR4 — transfer 4,8,16 words each array access
 - Medium speed
 - Highest density
 - Used as main memory



Memory - SDRAM



- SDRAM – Cell



Src: IEDM

Memory - SDRAM

- SDRAM — Synchronous Dynamic Random Access Memory
 - Write
 - All Word lines low
 - Read Enable (RE) disabled (low)
 - Place $\overline{B0}$, $\overline{B1}$, $\overline{B2}$, $\overline{B3}$ on inputs
 - Pull write enable bar ($\overline{WE}$) low
 - Strobe the desired word line high
 - Bit lines write to the bit cell capacitors




Memory - SDRAM

- SDRAM — Synchronous Dynamic Random Access Memory

- Read

- All Word lines low
 - Write enable bar ($\overline{WE}$) high
 - inverters tristated
 - Read Enable (RE) high
 - Strobe the desired word line high
-
- Sense amplifiers read the value of the capacitors
-
- The read process is destructive !
 - WHY?



Memory - SDRAM

- SDRAM – Dynamics

- $C_{\text{cell}} \sim 1/10 C_{\text{bitline}}$

- Charge redistribution $\rightarrow$ small voltage changes

- Cell charge = $Q_{\text{cell}} = \pm (V_{\text{dd}}/2 * C_{\text{cell}})$

- Bitline charge = $Q_{\text{bitline}} = V_{\text{dd}}/2 * C_{\text{bitline}}$

- Assuming V_{bitline} precharged to $V_{\text{dd}}/2$

- $\Delta V = \frac{V_{\text{dd}}}{2} \times \left(\frac{C_{\text{cell}}}{C_{\text{cell}} + C_{\text{bitline}}} \right) = 0.045 V_{\text{dd}} = 122 \text{mV @ } 2.7\text{V}$

