Last updated 1/13/25

- Graphical Design Capture
 - Process
 - Create a new Quartus Project see the Quartus Project Setup slides
 - 2. Open a new Block Diagram / Schematic File (BDF)
 - 3. Place components onto the schematic
 - 4. Wire the components together
 - 5. Add input and output pins
 - 6. Set Top Level Entity
 - 7. Run Analysis to verify connectivity

Create a new Quartus Project – see the Quartus Project Setup slides

S Quartus Prime Lite Edit. n - C:/Users/johnsontimoj/Quartus_Projects_CPE1500/Schematic_Capture/Cap*Jre_Demo - Capture_Demo	– o <u>×</u>
<u>Eile Edit View Project Assignments Processing roots window ri</u> elp	Search altera.com
□ 🔽 🗔 🤟 🗂 💼 っ < Capture_Demo 🔹 🧹 🎸 🎸 💷 ト 🍝 🎸 🌄 🖧 🌺 🚰 🥤	9
Project Navigator A Hierarchy V A A A ×	다. 다. 우 ×
Entity:Instance	× =
A MAX 10: 10M50DAF484C7G 🔪 🕯 Installed IP	1
Capture_Demo 📩 Yroject Directory	
No Selection Available	
✓ Library	
Basic Functions	
Tasks Compilation V = 4 P A	ntrollers
Task Tim Buy Software > Processors and Peripherals	i
✓ Compile Design ✓ <td>1</td>	1
Analysis & Synthesis	
Citter (Dione 8. Douite) ONotification Center + Add	
All O A A <	
Project Directory: C:\Users\jobnsontimoi\Quartus Projects CPE1500\Schematic Capture	
Project Name: Canture, Domo	
	•
Ž System Frocessing	0% 00:00:00
	0% 00.00.00

З

- 2. Open a new Block Diagram/Schematic File (BDF)
 - File → New → Block Diagram/Schematic File
 - OK

New X	😵 Quartus Prime Lite Edition - Cr/Jsens/johnsontimoj/Quartus, Projects_CPE1500/Schematic_Capture/Capture_Demo - Capture_Demo	– – ×
	Elle Edit View Project Assignments Processing Iools Window Help	Search altera.com 📀
New Quartus Prime Project		•
✓ Design Files	Project Navigator 🖹 Files 🔹 🗘 😥 🔁 Block1.bdf 🚺 IP Catalog	[미문 ×
AHDL File	▶ Files 🔁 💽 🔍 A 😳 🐲 🗖 🐂 » 🔍	× =
Block Diagram/Schematic File	i installed IP	1
EDIF File	✓ Project Directory No Selection Available	
Qsys System File		
State Machine File	default name is Block1.bdf	
SystemVerilog HDL File	riace Protocols	

- File \rightarrow Save As
 - Change the name to a descriptive name
- Save

$\leftarrow \rightarrow \lor \land \uparrow$ 🛅 > Johns	on, Timothy > Quartus_Projects_CPE	1500 > Schematic_Capture >	~ C	Search Schematic_Cap	iture 🔎
Organize • New folder					•
> 👝 Timothy - Milwaukee Schoo	Name	Date modified	Type	Size	
	🚞 db	11/14/2024 2:14 PM	File folder		
Deskton 📌					
👱 Downloads 🖉					
💼 OneDrive - Milwaukee Sc 🖈					
🛩 🔤 Box					
) = 09-PEAS - Dr Timothy Joh					
File name: Capture_Demo.	bdf				
Save as type: Block Diagram/	Schematic Files (*.bdf)				

3. Place components onto the schematic



- 3. Place components onto the schematic
 - Select a component



- 3. Place components onto the schematic
 - Continue until all components are on the schematic



- 3. Place components onto the schematic
 - You can flip / rotate components
 - Tap the component

CPE 1500

• Select one of these 3 options



4. Wire the components together

nst

 Component connections are ONLY at the tips of the wires on the component

connection point here

no connection point here

- 4. Wire the components together
 - Select the Orthogonal Wire Tool
 - Click at the starting location, release at the ending location



- 4. Wire the components together
 - Continue until all components are wired
 - Think ahead to create a nice looking and efficient schematic



- 5. Add input and output pins
 - Select the Pin tool and select input/output/bidir
 - Change the name and wire up the pin



- 5. Add input and output pins
 - Place and wire all the pins



6. Set the Top Level Entity

- Select Files
- Rt-click on the design → Set as Top Level Entity

- 7. Run Analysis to verify the connections
 - Processing → Analyze Current File

15