## VHDL Additional Simulation Constructs

- time
  - used to create constants

```
constant name: time := time units;
constant PER: time := 20 ns;
```

- used to cause the simulation to stop the current process for a specified time
  - Does not affect other processes
  - Used with the wait for construct wait for 45 ns;

```
wait for PER * 3; use relative timing wait; // wait forever
```

- used to specify absolute time in a single concurrent statement
  - Used with the after construct

```
foo <= '1' after 20 ns;
fool <= '0' after 30 ns;
```

0 20ns 30ns

the space

is required

## **VHDL Additional Simulation Constructs**

- for-loop
  - Used to increment an implied integer from a starting value to an ending value
    - Used in processes
    - Requires some delay in the loop to make sense

## VHDL Additional Simulation Constructs

- while-loop
  - Used to test an explicit variable for a specific condition
    - Used in processes
    - Requires some delay in the loop to make sense opt\_label: while explicit\_var test test\_val loop i is an explicit end loop; integer variable i: integer := 0; // declaration – before begin // part of the process begin run til: while i < 32 loop foo <= foo + 1; // assumes foo can be added to boo <= boo + (3 \* i); // assumes boo can be added to val <= std\_logic\_vector(to\_unsigned(i, 5));</pre> wait for 10 ns; end loop;