VHDL Best Practices – CPE1500

Last updated 1/21/25

VHDL Best Practices – CPE1500

- Best Practices ???
 - Best practices are often defined by company, toolset or device
 - In our case Dr. Johnson is setting the "best practices"
 - These rules are for Class/Lab purposes. Industry best practices would include a much more extensive list
 - I/O synchronization
 - Clock domains
 - Revision control
 - Test coverage
 - These rules have been reduced from the ELE3510 rules

VHDL Best Practices – page 1/2

- Use meaningful names for blocks, signals and programs
- Use i xyz for block input signal names and o xyz for block output signal names
- Use _tb and _de10 name extensions for testbenches and hardware implementations
- <u>1 design file, instantiate it in the testbench and</u> <u>hardware implementation files</u>
- No latches
- Use explicit port mapping when instantiating components
- No signal initialization in declarations

© tj

VHDL Best Practices – page 2/2

- No variables as signals
- <u>I/O signals are SLV, internal signals are signed/unsigned as appropriate</u>
- Use rising edge()
- <u>Reset bar for general (control) synchronous logic</u>
- Clock divider OK for slowing to human speeds
- Break FSM designs into separate Next State, Register, and Output Logic(Mealy) sections

Use meaningful names ...

- Use meaningful names for blocks, signals and programs
- Stoplight with emergency detection for lab 22

lab22.vhdl testbench.vhdl board.vhdl

stoplight_w_emergency.vhdl
stoplight_w_emergency_tb.vhdl
stoplight_w_emergency_de10.vhdl

Note: primary function followed by secondary functions

© tj

Use i_xyz ...

 Use i_xyz for block input names and o_xyz for block output names

port(i_A:	in	<pre>std_logic_vector(3 downto 0);</pre>
i_B:	in	<pre>std_logic_vector(3 downto 0);</pre>
i_CIN:	in	std_logic;
o_SUM:	out	<pre>std_logic_vector(3 downto 0);</pre>
o_COUT:	out	std_logic
);		


Exception: When using the pin-names from the QSF file for DE10 implementations, the names must

match exactly


entity lab_4_de10 is			
port(
CLOCK_50 :	in	std_logic;	
SW:	in	<pre>std_logic_vector(9 downto 0);</pre>	
HEX0:	out	<pre>std_logic_vector(7 downto 0);</pre>	
HEX1:	out	<pre>std_logic_vector(7 downto 0);</pre>	
HEX2:	out	<pre>std_logic_vector(7 downto 0);</pre>	
HEX3:	out	<pre>std_logic_vector(7 downto 0)</pre>	
);			
end entity;			

1 design file, instantiate ...


• 1 design file, instantiate it in the testbench and HW implementation files



No Changes to the design



No Latches




=

S

Use Explicit Port Mapping


• Always use explicit port mapping on component instantiation architecture structural of dff_instantiation is



No Signal Initialization

- No signal initialization in declarations
 - It is not possible to implement signal initialization in hardware
 - Rely on reset for any required initialization in hardware

signal foo: std_logic : ??!';



No Variables as Signals

- No variables as signals
 - We are using HDL code to represent HARDWARE
 - Variables do not have a HARDWARE analog
 - Variables are treated differently than signals
 - Variables are updated immediately in a process
 - Signals are only updated at the end of a process
 - Variable are appropriate for compile time calculations
 - Generate
 - Test Benches

I/O signals are ...

- I/O signals are SLV, internal signals are signed/unsigned as appropriate
 - We are using HDL code to represent HARDWARE
 - I/O ports are represented by std_logic or std_logic_vectors
 - They are interpreted as connections
 - Internal signals
 - Use std_logic to represent single wires
 - Use unsigned to represent unsigned bus signals and structural buses (memory addresses, ...)
 - Use signed to represent signed bus signals

Use Rising_Edge()

- Use Rising_Edge()
 - (rising_edge(clk)) instead of (clk'event and clk = '1') in register (FF designs)
 - Also use (falling_edge(clk))
 - These do better multi-state checking in simulation

clk'event includes things like $Z \rightarrow 1$ $U \rightarrow 1$

rising_edge only includes $0 \rightarrow 1$

```
process(i_clk, i_rstb)
begin
if (i_rstb = '0') then
o_Q <= '0';
elsif (rising_edge(i_clk)) then
o_Q <= i_D;
end if;
end process;</pre>
```

Reset_bar for general ...

- Reset_bar for general (control) synchronous logic
 - All non-data path registers will have a rstb signal

```
library ieee;
use ieee.std logic 1164.all;
entity d ff is
   port (
          i clk: in std logic;
          i rstb:in std logic;
                   in std_logic;
          iD:
                    out std logic
          o Q:
    );
end entity;
architecture behavioral of d ff is
begin
   process(i_clk, i_rstb)
   begin
      if (i rstb = '0') then
          o Q <= '0';
      elsif (rising edge(i clk)) then
          o Q <= i D;
       end if;
   end process;
end behavioral:
```

```
library ieee;
use ieee.std logic 1164.all;
entity registers is
    generic(
       N: integer := 8
   );
    port (
           i clk : in std logic;
           i rstb: in std logic;
           iD:
                      in std logic vector((N - 1) downto 0);
                      out std logic vector((N - 1) downto 0)
           o Q:
    );
end entity;
architecture behavioral of registers is
begin
   process(i clk, i rstb)
   begin
       if (i rstb = '0') then
           o Q <= (others => '0');
       elsif (rising_edge(i_clk)) then
           o Q <= i D;
       end if:
   end process;
end behavioral;
```