
## VHDL Development Process - Logic

Last updated 12/30/24

## VHDL Development Process - Logic



## VHDL Development Process - Logic

## Quartus Tools

- Analysis
  - Checks for syntax errors
- Elaboration
  - Creates a mathematical model of the VHDL description
  - Used for functional simulation and verification
- Synthesis
  - Creates a gate level implementation
    - Multiplexor based for FPGAs
    - Not tied to any specific circuits on the FPGA
- Testbench
  - VHDL code for creating and evaluating simulations
- Modelsim
  - Full function simulation tool
- University Waveform Viewer
  - Simplified simulation interface for Modelsim