Last updated 1/8/25

- VHDL has no code-keyword or defined structure to create a flip-flop
 - Flip-Flop templates were developed by the synthesis tool developers
 - While most are essentially the same it is not guaranteed

- Registers (Flip-Flops) are recognized by a predefined template
 - Provided by the synthesis/simulation tool developer


process (clock signal) begin if(clock edge detection) then actions end if; end process;


note:

 here the else is not required because the synthesizer recognizes the edge detection

- you can include an else for clarity

© tj






3

Base D-FF with reset ff_d.vhdl ___ by: johnsontimoj _ _ _ _ created: 12/31/24 _ _ _ _ version: 0.0 _ _ _ _ standard d-ff with rstb inputs: clk, rstb, d _ _ _ _ outputs: q _ _ library ieee; use ieee.std_logic_1164.all; entity ff_d is port(in std_logic; i_clk: in std_logic; i_rstb: in std_logic; i_D : out std_logic o_Q : end entity;

```
architecture behavioral of ff_d is begin
```


```
process (i_clk, i_rstb)
begin
    if (i_rstb = '0') then
        o_Q <= '0';
    elsif (rising_edge(i_clk)) then
        o_Q <= i_D;
    end if;
end process;</pre>
```

```
end architecture;
```



```
Note – the template may include additional inputs
```

© tj



© ti

Warning – Warning – Warning

- The FF template is an exception to the if/else and case rules for creating latches
- Outside the FF construct:
 - If you do not complete an if-else with an else, a latch will be created
 - If you do not cover all cases in a case statement, a latch will be created
 - All paths/cases must be covered
 - The compiler will always warn you it created a latch

We do not want latches - EVER

I can see a latch in an RTL diagram from a mile away