## VHDL Types (CPE 1500)

• Basic Types – used in CPE 1500

Туре	Class	Synthesizable	Usage
boolean 🤅	enumerated	Y	indirect - comparisons
bit 🤅	enumerated	Y	not recommended
character 🤇	enumerated	Y	not recommended
severity_level	enumerated	Ν	simulation
integer	integer	Y	array indices,
natural	integer (subtype)	Y	compile time calculation,
positive	integer (subtype)	Y	simulation
real	floating point	Ν	compile time calculation, simulation
time	physical	N	simulation
bit_vector	array of bit	Y	not recommended
string	array of character	Y	simulation (file read/write)

## VHDL Types (CPE 1500)

- Synthesis Types std\_logic\_1164
  - 4 types
    - std\_ulogi
- std\_logic resolved\* version of std\_ulogic
- std\_ulogi
- std\_logic\_vector resolved\* version of std\_ulogic\_vector
- 9 metalogical values

Definition	Synthesizable
un-initialized	Ν
Forcing Unknown	Ν
Forcing 0	Y
Forcing 1	Y
High Impedance	Y
Weak Unknown	Ν
Weak 0	Ν
Weak 1	Ν
Don't Care	N / Y ***
	Definitionun-initializedForcing UnknownForcing 0Forcing 1High ImpedanceWeak UnknownWeak 1Don't Care

- Operators
  - Comparison\*\*: =, /=, <, <=, >, >=
  - Boolean: not, and, or, nand, nor, xor, xnor

\* Resolved : allows high impedance signals to "resolve" to a 1 or 0, ie. have multiple drivers

\*\* Comparison of
std\_logic\_vectors can
return unexpected results

\*\*\* Don't Care can be used for synthesis in special situations

- Shifting: srl, sll, rol, ror
- Concatenation: &

## VHDL Types (CPE 1500)

- Numeric Types numeric\_std
  - 2 types
    - signed array of std\_logic (analogous to a std\_logic\_vector)
    - unsigned array of std\_logic (analogous to a std\_logic\_vector)
  - Values
    - signed is interpreted as 2's complement (positive and negative)
    - unsigned is interpreted as unsigned magnitude (always positive)
  - Operators
    - Comparison: =, /=, <, <=, >, >=
    - Boolean: not<sup>++</sup>, and, or, nand, nor, xor, xnor
    - Arithmetic<sup>†</sup>: sign -<sup>++++</sup>, abs<sup>++++</sup>, +, -, \*<sup>+++</sup>, /<sup>+++</sup>, mod, rem, \*\*<sup>+++++</sup>
  - Functions
    - resize resize unsigned using zero extension resize signed using sign extension
- <sup>+</sup> Arithmetic operators other than multiplication preserve the length of the result vector i.e. wrap

3

- <sup>++</sup> negation of 2's complement most negative value will return the most negative value
- \*\*\* \* and / will create large logical solutions
- \*\*\*\* signed only

CPE 1500

\*\*\*\* only use with a base of 2

- Shifting: srl, sll, rol, ror
- Concatenation: &