

LCD Guide


Last updated – 11/22/21

LCD Guide

- Nokia 5110 LCD Display
 - Originally used in Nokia phones




src: Sparkfun




LCD Guide

- Nokia 5110 LCD Display
 - Blue version



src: Sparkfun



LCD Guide

- Nokia 5110 LCD Display
 - 2 Primary Components
 - 48 x 84 monochrome LCD display
 - The actual display
 - 4 backlight LEDs
 - Phillips PCD8544 LCD Driver/Controller
 - Drives the required LCD signals
 - Contains a Display Data RAM (DDRAM) to hold the desired display data
 - SPI interface (from the controller)


LCD Guide

- Nokia 5110 LCD Display
- Phillips PCD8544 LCD Driver/Controller

to/from LCD

to/from uC

to/from Board



SYMBOL	DESCRIPTION
R0 to R47	LCD row driver outputs
C0 to C83	LCD column driver outputs
V _{SS1} , V _{SS2}	ground
V _{DD1} , V _{DD2}	supply voltage
V _{LCD1} , V _{LCD2}	LCD supply voltage
T1	test 1 input
T2	test 2 output
T3	test 3 input/output
T4	test 4 input
SDIN	serial data input
SCLK	serial clock input
D/C	data/command
SCE	chip enable
OSC	oscillator
RES	external reset input
dummy1, 2, 3, 4	not connected

LCD Guide

- Nokia 5110 LCD Display
 - Phillips PCD8544 LCD Driver/Controller
 - Simplified Operation
 - Configure the controller and LCD by sending “commands” to the controller
 - Transmit data to the controller for storage in the DDRAM
 - The controller creates all the signals necessary to continuously write the data from the DDRAM to the display
 - Writes are fast enough the human eye cannot see any flicker
 - See the PCD8544 spec for additional details

LCD Guide

- Phillips PCD8544 LCD Driver/Controller
 - Commands
 - D/C signal = 1
 - Indicates data is being transmitted
 - Data is saved in the DDRAM
 - D/C signal = 0
 - Indicates a command is being transmitted
 - Configure the LCD
 - Set the X and Y location for the DDRAM

LCD Guide

INSTRUCTION	D/C	COMMAND BYTE								DESCRIPTION	
		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
(H = 0 or 1)											
NOP	0	0	0	0	0	0	0	0	0	0	no operation
Function set	0	0	0	1	0	0	PD	V	H		power down control; entry mode; extended instruction set control (H)
Write data	1	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		writes data to display RAM
(H = 0)											
Reserved	0	0	0	0	0	0	1	X	X		do not use
Display control	0	0	0	0	0	1	D	0	E		sets display configuration
Reserved	0	0	0	0	1	X	X	X	X		do not use
Set Y address of RAM	0	0	1	0	0	0	Y ₂	Y ₁	Y ₀		sets Y-address of RAM; 0 ≤ Y ≤ 5
Set X address of RAM	0	1	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀		sets X-address part of RAM; 0 ≤ X ≤ 83
(H = 1)											
Reserved	0	0	0	0	0	0	0	0	1		do not use
	0	0	0	0	0	0	0	1	X		do not use
Temperature control	0	0	0	0	0	0	1	TC ₁	TC ₀		set Temperature Coefficient (TC _x)
Reserved	0	0	0	0	0	1	X	X	X		do not use
Bias system	0	0	0	0	1	0	BS ₂	BS ₁	BS ₀		set Bias System (BS _x)
Reserved	0	0	1	X	X	X	X	X	X		do not use
Set V _{OP}	0	1	V _{OP6}	V _{OP5}	V _{OP4}	V _{OP3}	V _{OP2}	V _{OP1}	V _{OP0}		write V _{OP} to register

BIT	0	1
PD	chip is active	chip is in Power-down mode
V	horizontal addressing	vertical addressing
H	use basic instruction set	use extended instruction set
D and E	display blank 00 normal mode 10 all display segments on 01 inverse video mode 11	
TC ₁ and TC ₀	V _{LCD} temperature coefficient 0 00 V _{LCD} temperature coefficient 1 01 V _{LCD} temperature coefficient 2 10 V _{LCD} temperature coefficient 3 11	

LCD Guide

- SPI interface
 - We will cover the SPI interface later in the quarter

LCD Guide

- Circuit Configuration



Use SPI block in eUSCI on PORT 9

SCLK	P9.5	output
STE	P9.4	output
MISO	P9.7	output
MOSI	P9.6	unused


Use remaining GPIOs from PORT 9

D/C	P9.2	output
RST	P9.3	output
		note this is active low

LCD Guide

- Circuit Configuration
 - Blue version

GND	_____
3.3V	_____
SPI - SCLK	_____
SPI – MISO (Tx)	_____
GPIO – D/C	_____
SPI – STE (Chip Select)	_____
GPIO - resetBAR	_____
Backlight (N/C)	_____



Use SPI block in eUSCI on PORT 9

SCLK	P9.5	output
STE	P9.4	output
MISO	P9.7	output
MOSI	P9.6	unused

Use remaining GPIOs from PORT 9

D/C	P9.2	output
RST	P9.3	output
		note this is active low

LCD Guide

- PORT Configuration

```
// LCD / SPI Port mapping
```

```
// P9.7 – MOSI, P9.5 – SCLK, P9.4 – CS(Chip Select), P9.3 – RST, P9.2 – D/C
```

```
P9->SELO |= 0xB0;           // 1x11 xxxx  P9.7, P9.5, and P9.4 as eUSCI (01) mode  
P9->SEL1 &= ~0xB0;         // automatically set to outputs
```

```
P9->SELO &= ~0x0C;         // xxxx 00xx  P9.3 and P9.2 as GPIO (00) mode  
P9->DIR |= 0x0C;          // xxxx 11xx  P9.3 and P9.2 outputs
```


LCD Guide

- SPI Configuration

Figure 22-12. UCAXCTLW0 Register

15	14	13	12	11	10	9	8
UCPEN	UCPAR	UCMSB	UC7BIT	UCSPB	UCMODEx		UCSYNC
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
UCSSELx		UCRXEIE	UCBRKIE	UCDORM	UCTXADDR	UCTXBRK	UCSWRST
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1
Modify only when UCSWRST = 1							

```
// SPI Configuration
```

```
// P9.7 – MOSI, P9.5 – SCLK, P9.4 – CS
```

```
EUSCI_A3->CTLW0 = 0x0001;
```

```
EUSCI_A3->CTLW0 = 0xAD83;
```

```
// sw reset activated
```

```
// 1010 ckph=1, ckpl=0, MSB first, 8 bit data
```

```
// 1101 master, active low enable, synchronous
```

```
// 10xx clock=SMCLK
```

```
// xx11 CS active, SW reset activated
```

LCD Guide

- SPI Configuration

Figure 22-14. UCAXBRW Register

15	14	13	12	11	10	9	8
UCBRx							
rw	rw	rw	rw	rw	rw	rw	rw
7	6	5	4	3	2	1	0
UCBRx							
rw	rw	rw	rw	rw	rw	rw	rw
Modify only when UCSWRST = 1							

// With a 48MHz HFXTCLK clock – set SCLK to 4MHz for PCD8544

EUSCI_A3->BRW = 0x03; // 48MHz/4 → 16MHz SMCLK /4 → 4MHz SCLK

LCD Guide

- SPI Configuration

Figure 22-15. UCAXMCTLW Register

15	14	13	12	11	10	9	8
UCBRSx							
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
UCBRFx				Reserved			UCOS16
rw-0	rw-0	rw-0	rw-0	r0	r0	r0	rw-0
Modify only when UCSWRST = 1							

```
// no modulation for SPI  
EUSCI_A3->MCTLW = 0;
```

LCD Guide

- SPI Configuration

Figure 22-12. UCAXCTLW0 Register

15	14	13	12	11	10	9	8
UCPEN	UCPAR	UCMSB	UC7BIT	UCSPB	UCMODEx		UCSYNC
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
UCSSELx		UCRXEIE	UCBRKIE	UCDORM	UCTXADDR	UCTXBRK	UCSWRST
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1
Modify only when UCSWRST = 1							

```
EUSCI_A3->CTLW0 &= ~0x0001; // release SW reset
```

Figure 22-21. UCAXIE Register

15	14	13	12	11	10	9	8
Reserved							
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
Reserved				UCTXCPTIE	UCSTTIE	UCTXIE	UCRXIE
r-0	r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0

```
EUSCI_A3->IE &= ~0x0003; // disable interrupt creation
```


LCD Guide

- Use MSOE_Lib to configure and operate the LCD

LCD Guide

- Alternate UART configuration
 - Provided for students who may have blown up one of the pins on the original UART

```
////////////////////////////////////  
//  
// Nokia 5110 LCD Module / MSP432 Hardware Configuration (pinout)  
//   *** Alternate UART ***  
//  
// VCC                3.3V  
// GND                GND  
// SCE (Slave Select) P2.0  output  
// RST                P1.6  output  Active LOW  
// D/C (data/commandBar) P1.7  output  
// D/N (MOSI)        P2.3  output  
// SCLK              P2.1  output  
// LED (back light)  N/C  
//  
////////////////////////////////////
```

- Use the *msoe_lib_lcd_alt_io.h* file include instead of the regular lcd library include
 - All functions use the same names