# Last updated 2/20/19

Test Bench Concept



#### • Example: Counter – 4 bit

Create schematic (bdf)



#### Example: Counter – 4 bit

- Create a vhdl file of your schematic
  - File → Create/Update → Create HDL Design File from Current File

SYNTHESIZED\_WIRE\_8 <= SYNTHESIZED\_WIRE\_7 AND JKFF\_inst2;

-- Copyright (C) 2016 Intel Corporation, All rights reserved. -- Your use of Intel Corporation's design tools, logic functions -- and other software and tools, and its AMPP partner logic -- functions, and any output files from any of the foregoing -- (including device programming or simulation files), and any -- associated documentation or information are expressly subject -- to the terms and conditions of the Intel Program License -- Subscription Agreement, the Intel Quartus Prime License Agreement, -- the Intel MegaCore Function License Agreement, or other -- applicable license agreement, including, without limitation, -- that your use is for the sole purpose of programming logic -- devices manufactured by Intel and sold by Intel or its -- authorized distributors. Please refer to the applicable -- agreement for further details. -- PROGRAM "Quartus Prime" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" -- VERSION -- CREATED "Mon Feb 12 11:52:17 2018" LIBRARY ieee USE ieee.std\_logic\_1164.all; LIBRARY work: ENTITY synchronous\_4bit\_counter IS PORT rstb : IN STD LOGIC: clk: IN STD LOGIC: b0 : OUT STD LOGIC: b1 : OUT STD LOGIC: b2 : OUT STD LOGIC: b3 : OUT STD\_LOGIC END synchronous\_4bit\_counter; ARCHITECTURE bdf\_type OF synchronous\_4bit\_counter IS SIGNAL SYNTHESIZED\_WIRE\_7: STD\_LOGIC; SIGNAL JKFF inst2 ; STD LOGIC: SIGNAL SYNTHESIZED\_WIRE\_8: STD\_LOGIC; SIGNAL JKFF\_inst3 : STD\_LOGIC; SIGNAL SYNTHESIZED WIRE 9: STD LOGIC: SIGNAL SYNTHESIZED\_WIRE\_10: STD\_LOGIC; REGIN b0 <= SYNTHESIZED WIRE 7: b1 <= JKFF\_inst2; h2 <= IKFF inst3. SYNTHESIZED\_WIRE\_10 <= '1';

```
PROCESS(clk,rstb)
VARIABLE synthesized_var_for_JKFF_inst2 : STD_LOGIC;
BEGIN
IF (rstb = '0') THEN
   synthesized_var_for_JKFF_inst2 := '0';
ELSIF (RISING EDGE(clk)) THEN
   synthesized var for JKFF inst2 := (NOT(synthesized var for JKFF inst2) AND SYNTHESIZED WIRE 7) OR (synthesized var for JKFF inst2 AND
(NOT(SYNTHESIZED_WIRE_7)));
END IE:
  JKFF inst2 <= synthesized var for JKFF inst2;
END PROCESS;
PROCESS(clk,rstb)
VARIABLE synthesized_var_for_JKFF_inst3 : STD_LOGIC;
BEGIN
IF (rstb = '0') THEN
   synthesized_var_for_JKFF_inst3 := '0';
ELSIF (RISING EDGE(clk)) THEN
   synthesized_var_for_JKFF_inst3 := (NOT(synthesized_var_for_JKFF_inst3) AND SYNTHESIZED_WIRE_8) OR (synthesized_var_for_JKFF_inst3 AND
(NOT(SYNTHESIZED WIRE 8)))
END IF;
  JKFF_inst3 <= synthesized_var_for_JKFF_inst3;
END PROCESS;
SYNTHESIZED WIRE 9 <= SYNTHESIZED WIRE 8 AND JKFF inst3
PROCESS(clk,rstb)
VARIABLE synthesized_var_for_b3 : STD_LOGIC;
BEGIN
IF (rstb = '0') THEN
   synthesized var for b3 := '0';
FLSIF (RISING EDGE(clk)) THEN
   synthesized_var_for_b3 := (NOT(synthesized_var_for_b3) AND SYNTHESIZED_WIRE_9) OR (synthesized_var_for_b3 AND (NOT(SYNTHESIZED_WIRE_9)));
END IF;
  b3 <= synthesized_var_for_b3;
END PROCESS;
PROCESS(clk,rstb)
VARIABLE synthesized var for SYNTHESIZED WIRE 7: STD LOGIC;
BEGIN
IF (rstb = '0') THEN
  synthesized var for SYNTHESIZED WIRE 7 := '0';
FLSIF (RISING EDGE(clk)) THEN
  synthesized_var_for_SYNTHESIZED_WIRE_7 := (NOT(synthesized_var_for_SYNTHESIZED_WIRE_7) AND SYNTHESIZED_WIRE_10) OR
(synthesized var for SYNTHESIZED WIRE 7 AND (NOT(SYNTHESIZED WIRE 10)));
END IF:
  SYNTHESIZED_WIRE_7 <= synthesized_var_for_SYNTHESIZED_WIRE_7;
END PROCESS;
```

Δ

© tj

- Example: Counter 4 bit
  - Create a component template for your design (DUT)
    - File → Create/Update → Create VHDL Component Declaration Files from Current File
      - -- Copyright (C) 2016 Intel Corporation. All rights reserved.
      - -- Your use of Intel Corporation's design tools, logic functions
      - -- ...
      - -- of programming logic
      - -- devices manufactured by Intel and sold by Intel or its
      - -- authorized distributors. Please refer to the applicable
      - -- agreement for further details.
      - -- Generated by Quartus Prime Version 16.1 (Build Build 196 10/24/2016)
      - -- Created on Mon Feb 12 12:36:19 2018
      - COMPONENT synchronous\_4bit\_counter PORT

| rstb |   | : IN STD_LOGIC; |
|------|---|-----------------|
| clk  | : | IN STD_LOGIC;   |
| b0   | : | OUT STD_LOGIC;  |
| b1   | : | OUT STD_LOGIC;  |
| b2   | : | OUT STD_LOGIC;  |
| b3   | : | OUT STD_LOGIC   |
|      |   |                 |
|      |   |                 |

END COMPONENT;

- Example: Counter 4 bit
  - Prepare to use the VHDL file
    - Remove the BDF file from the project
      - In project Navigator Files, Right click the BDF file and select remove
    - Add the created VHDL file to the project
      - Project  $\rightarrow$  add/remove files in project  $\rightarrow$  file name ...
      - Select the file to add
    - Set the VHDL file as the Top-Level Entity
      - In project Navigator Files, Right click the VHDL file and select: Set as Top-Level Entity

- Example: Counter 4bit
  - Create a test bench



| arc | hitectur<br>signal<br>signal         | e test<br>CLK:<br>RSTB:  | <pre>bench of synchronous_4bit_counter_tb is std_logic; std_logic;</pre> | 5 |  |  |  |  |
|-----|--------------------------------------|--------------------------|--|---|--|--|--|--|
|     | signal<br>signal<br>signal<br>signal | B0:<br>B1:<br>B2:<br>B3: | <pre>std_logic;<br/>std_logic;<br/>std_logic;<br/>std_logic;</pre>       |   |  |  |  |  |
|     | constant                             | PER:                     | time := 20 ns;   |   |  |  |  |  |
|     | Component prototype                  |                          |  |   |  |  |  |  |
|     | COMPONEN<br>PORT                     | r syncl                  | hronous_4bit_counter   |   |  |  |  |  |
|     | ) rst                                | tb :                     | IN STD LOGIC:  |   |  |  |  |  |
|     | c11                                  | k  :                     | IN STD_LOGIC;  |   |  |  |  |  |
|     | b0                                   | · · ·                    | OUT STD_LOGIC;   |   |  |  |  |  |
|     | b1                                   | :                        | OUT STD_LOGIC;   |   |  |  |  |  |
|     | b2                                   | :                        | OUT STD_LOGIC;   |   |  |  |  |  |
|     | <b>b</b> 3                           | :                        | OUT STD_LOGIC  |   |  |  |  |  |
|     | );<br>END COMPO                      | ONENT;                   |  |   |  |  |  |  |
|     |                                      |                          |  |   |  |  |  |  |



- Example: Counter 4 bit
  - Elaborate the design (create RTL)
    - Processing → Start → Start Analysis and Elaboration
  - Check the RTL
    - Tools → Netlist Viewers → RTL Viewer



Note: JK Flip-Flops are generated from D Flip-Flops

#### Example: Counter – 4 bit

- Setup the test bench
  - Assignments → Settings → EDA Tool Settings → Simulation → Test Benches : enter the test bench file
    - : select the end simulation time
    - : select File name ... and select the test bench file

| Category  | Device/Board  |  |  |  |  |  |  |  |
|---|---|--|--|--|--|--|--|--|
| General   | Simulation  |  |  |  |  |  |  |  |
| Files<br>Libraries  | Specify options for generating output files for use with other EDA tools.   |  |  |  |  |  |  |  |
| ✓ IP Settings<br>IP Catalog Search Locations  | Iool name: ModelSim-Altera  |  |  |  |  |  |  |  |
| Voltage     Temporature   | EDA Netlist Writer settings Format for output netlist: VHDL  Time scale: 100 us   |  |  |  |  |  |  |  |
| <ul> <li>Compilation Process Settings<br/>Incremental Compilation</li> <li>EDA Tool Settings</li> </ul>   | Output girectory: simulation/modelsim  Map illegal HDL characters  Enable glitch filtering  |  |  |  |  |  |  |  |
| Design Entry/Synthesis<br>Simulation<br>Board-Level<br>Compiler Settings<br>VHDL Input<br>Verilog HDL Input   | Options for Power Estimation   Generate Value Change Dump (VCD) file script  Script Settings  Design Instance name:  More EDA Netlist Writer Settings |  |  |  |  |  |  |  |
| Default Parameters<br>TimeQuest Timing Analyzer<br>Assembler<br>Design Assistant<br>SignalTap II Logic Analyzer<br>Logic Analyzer Interface<br>PowerPay Power Analyzer Settings | NativeLink settings       O Ngne            © Compile test bench: synchronous_4bit_counter_tb             Use script to set up simulation:            |  |  |  |  |  |  |  |
| SSN Analyzer  | O Script to compile test <u>bench</u>   |  |  |  |  |  |  |  |
|   | We Buy Software         OK         Cancel         Apply         Help  |  |  |  |  |  |  |  |

| 🧹 Edit Test Bench Setting                        | IS                            |             |        | ×              |  |  |  |
|--|-------------------------------|-------------|--------|----------------|--|--|--|
| Edit test bench settings f                       | or the selected test bench.   |             |        |                |  |  |  |
| Test bench name: synchronous_4bit_counter_tb     |                               |             |        |                |  |  |  |
| Top level <u>m</u> odule in test                 | bench: synchronous_4bt        | _counter_tb |        |                |  |  |  |
| Use test bench to perform VHDL timing simulation |                               |             |        |                |  |  |  |
| Design instance name in test bench: NA           |                               |             |        |                |  |  |  |
| Simulation period                                |                               |             |        |                |  |  |  |
| <ul> <li>Run simulation unti</li> </ul>          | l all vector stimuli are used |             |        |                |  |  |  |
| End simulation at: 700     Ins                   |                               |             |        |                |  |  |  |
| Test bench and simulation files                  |                               |             |        |                |  |  |  |
| <u>F</u> ile name:                               |                               |             |        | <u>A</u> dd    |  |  |  |
| File Name Library                                | HDL Ve                        | rsion       |        | <u>R</u> emove |  |  |  |
| synchron   | Default                       |             |        | <u>U</u> p     |  |  |  |
|  |                               |             |        | Down           |  |  |  |
|  |                               |             |        |                |  |  |  |
|  |                               |             |        | Properties     |  |  |  |
|  |                               | ОК          | Cancel | Help           |  |  |  |
|  |                               |             |        |                |  |  |  |

© ti

- Example: Counter 4 bit
  - Run the simulation
    - Tools → Run Simulation Tool → RTL Simulation



Signal names visible

• Verify the waveforms Full simulation cycle plus restart visible