

Common - last updated 9/9/21


- Create a logic design from start to a DE10 implementation
 - This example uses "best design practices"
 - This example is not about creating HDL
 - The HDL code will be provided without explanation

Design Hierarchy

- Name your testbench the same as your design file but add _tb to the end
 - counter_8bit.vhdl → counter_8bit_tb.vhdl
 - shift_reg_nbit.vhdl → shift_reg_nbit_tb.vhdl
- When we start using the DE10 we will do the same thing
 - Name your DE10 implementation the same as your design file but add _de10 to the end
 - counter_8bit.vhdl → counter_8bit_de10.vhdl
 - shift_reg_nbit.vhdl → shift_reg_nbit_de10.vhdl
- In both cases we never change the base design file
 - Ensures what we designed is what we simulate, and what we simulated is what we build









- Create project
- Create HDL code
- Verify RTL visually
- Create testbench
- Verify operation
- Create DE10 implementation HDL
- Compile
- Verify RTL visually
- Program DE10 board
- Verify operation manually

© tj



- Create a counter
 - Binary wrapping count
 - N bits
 - Up/down
- Test the design using ModelSim
- Implement an 8 bit version on the DE10
 - Reset and direction → switches
 - Count value → LEDs
 - Clock divider → 3Hz operation



- Create a new Project
 - Use the Quartus Project Setup notes as a guide
 - Switch to Files view mode

Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Qu	artus_Projects/Common_Project/Setup_example - Setup_example	– 🗆 ×
<u>Eile Edit View Project Assignments Processing T</u>	ools <u>W</u> indow <u>H</u> elp	Search altera.com
	Setup_example 🔹 🗹 🎸 🎸 🔊 🖿 🕨 🍝 🈓 😂 🖧	≫ 😫 🗢
Project Navigator 📄 Files 🔹 🗸 📮 🗗 🗙		IP Catalog 📮 🗗 🗙
Triles		 × =
Setup_example.sdc		👻 🚅 Installed IP
4		Project Directory
		No Selection Available
		✓ Library
		 Basic Functions DSP
	Quartus Prime	 Interface Protocols
Tasks Compilation 💌 🗏 📮 🗗 🗙	Qualtus Fille	> Memory Interfaces and Controllers
Task ^	Version 18.0 Li 🍞 Buy Software	> Processors and Peripherals
🗸 🗸 🕨 Compile Design	View Quartus Prime Information	> University Program
> ► Analysis & Synthesis	Documentation	Search for Partner IP
> Fitter (Place & Route)	Notification Center	+ Add
		T Add
All 🖸 📩 🔺 🔽 < <filter>></filter>	60 Eind 66 Find Next	
Type ID Message		
Note: the correctly named		
Note. the confectly named		
SDC file is visible if y		
	ou and a second s	
setun vour project c	orrectly	

9


0%

System

Processing

Create a new HDL file

• File \rightarrow New \rightarrow VHDL File



10

Use a reverse basis approach so all designs with the same basis are together in the file system making them easier to find

counter updn non-wrap nbit

counter mod10

counter_up_nbit counter updn nbit

Create a new HDL file

Common

- Note the default file name is Vhdl.vhd
- File → Save As and give it an informational file name
- Change the file extension to vhdl (for VHDL files)
- Make sure "Add file to current project" is checked

/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example
nts P <u>r</u> ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp	Eile Edit View Project Assignments Processing Iools Window Help
<u> うて</u> <u> Setup_example </u> <u> く</u>	🗋 🔽 🖶 % 🗇 💼 🤈 🔇 Setup_example 💽 🖌 🏈 🚭 SOP 🕽
Vhdl1.vhd 🛛	Project Navigator
	Tasks Compilation • ■ ■ ■ ● ● 10 12 12 13 13 13
<filter>> 00 Eind 00 Find Negt</filter>	× All S ▲ ▲ ▼ < <filter>> 60 Eind 66 Find Negt</filter>
	Type ID Message
	Note: New file is visible
2	System Processing
the state of the second state of the	

- Set the Top Level Entity
 - Right click on the design file in the Files window
 - Select Set as Top Level Entity

Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	– – ×
Edit View Project Assignments Processing Tools Window Help	Search altera.com
) 🚾 🗔 🤟 🗇 🕐 🛛 setup_example 🔹 🇹 🏈 🚳 💷 🕨 🍝 🍫 🚫 🖧	, 👋 🚘 🤜
t Navigator 🖹 Files 🔻 🔍 🖪 🗗 🗙 🧇 Counter_updn_n_bit.vhdl 🛛	IP Catalog
iles 🔂 🔂 🔂 🔂 🔂 📰 🧱 🎦 🏷 🕖 🔼 💆 267 🗮	 X
Counter Open Remove File from Project Setup_exa Seta Top-Level Entity Create AHDL Include Files for Current File Create Symbol Files for Current File Create VHDL Component Declaration Files for Current File Properties	 Project Directory No Selection Available Library Basic Functions DSP Interface Protocols Memory Interfaces and Controllers Processors and Peripherals University Program
> Analysis & Synthesis > > Fitter (Place & Route) - > -	+ Add
All ② 🔝 ▲ 🔨 💎 < <filter>> 😚 Eind 😚 Find Ne<u>x</u>t</filter>	
Type ID Message	
System Processing	

12

• Enter your design

	「 うて Se	tup_example	•	_∠ ♦ ♦ ♦ 💷 ► ≁ ≰ 🔶 🛇 ♣ 🌺 🙀 🥊		
Project Navigator	Files	- ⊂ Ț ₽ ×	•	Counter_updn_n_bit.vhdl	IP Catalog	
Files Counter_updn_n_bi Setup_example.sdc Tasks Compile Desig Analysis & S Fitter (Place	Compilation Task n synthesis	• ≡ ₽.€ ×	1 2 3 4 5 6 7 8 9 10 11 12 13 4 5 6 7 8 9 10 11 12 13 4 15 16 17 8 9 10 11 22 3 4 5 6 7 8 9 10 11 22 3 4 5 6 7 8 9 10 11 22 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 5 7 8 9 10 11 12 3 4 5 10 11 12 13 14 12 13 14 15 15 10 11 12 13 11 12 2 12 10 11 12 2 2 2 2 2 2 2 2 2 2	<pre></pre>	 Library Basic Fur DSP Interface Memory 	ectory tion Available nctions Protocols Interfaces and Co ors and Peripheral y Program
<	a noule)	→ ×	24	· · · · · · · · · · · · · · · · · · ·		
• 125069 Defa	sion "Setup_exa	mple" was n) previ e cha	€ Eind ♥ Find Ne <u>x</u> t ously opened in Quartus II software version 18. nged in the current version of the Quartus Prim	0.0 Lite Editi e software	on. Created changes to

Follow the "best practices" – see web site i_, o_ for signals in/out of the block std logic for wires - signed, unsigned for signals almost everything in a process generic whenever possible

```
-- Counter_updn_n_bit.vhdl
     -- created 6/22/18
     -- tj
     -- rev 0
    -- n bit up/down counter example
    -- for showing a project from start to finish
    -- Inputs: rstb, clk, dir
    -- Outputs: cnt
    -- counts up when dir = 0
    -- counts down when dir = 1
    library ieee;
    use ieee std_logic_1164 all;
    use ieee.numeric_std.all;
    entity Counter_updn_n_bit is
       generic(
                n: natural := 8
       );
       port (
                          in std_logic;
             i_clk:
             ı_rstb:
i_dir:
             i_rstb:
                         in std_logic;
                         in std_logic;
                         out std_logic_vector(n-1 downto 0)
             o_cnt :
Comnend entity;
```

```
architecture behavioral of Counter_updn_n_bit is
```

```
-- internal signals
   signal cnt_sig: unsigned(n-1 downto 0);
begin
   process(i_clk, i_rstb)
   begin
       -- reset
      if (i_rstb = '0') then
          cnt_sig <= (others => '0');
       -- rising clk edge
       elsif (rising_edge(i_clk)) then
          if(i_dir = '0') then
             cnt_sig <= cnt_sig + 1;</pre>
          else
             cnt_sig <= cnt_sig - 1;</pre>
          end if:
      end if:
   end process;
   -- Output logic
   o_cnt <= std_logic_vector(cnt_sig);</pre>
```

```
end behavioral;
```

- Enter your design
 - Create a component template for your design (DUT)
 - Used in your testbench and DE10 files
 - Select File → Create/Update → Create VHDL Component Declaration Files from Current File

Copyright (C) 2017 Intel Corporation. All rights reserved.

- -- Your use of Intel Corporation's design tools, logic functions
- -- and other software and tools, and its AMPP partner logic
- -- functions, and any output files from any of the foregoing
- -- (including device programming or simulation files), and any
- -- associated documentation or information are expressly subject
- -- to the terms and conditions of the Intel Program License
- -- Subscription Agreement, the Intel Quartus Prime License Agreement,
- -- the Intel FPGA IP License Agreement, or other applicable license
- -- agreement, including, without limitation, that your use is for
- -- the sole purpose of programming logic devices manufactured by
- -- Intel and sold by Intel or its authorized distributors. Please
- -- refer to the applicable agreement for further details.

-- Generated by Quartus Prime Version 17.1 (Build Build 590 10/25/2017)

-- Created on Fri Feb 23 09:52:29 2018


```
COMPONENT Counter_updn_n_bit
PORT
```

- i rstb : IN STD LOGIC;
- i clk : IN STD LOGIC;
- i_dir : IN STD_LOGIC;
- o_cnt : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)


);


END COMPONENT;

- Elaborate
 - Check the design syntax and create RTL
 - Processing → Start → Start Analysis and Elaboration



- Verify the RTL
 - Tools → Netlist Viewers → RTL Viewer





- Create Testbench
 - File \rightarrow New \rightarrow VHDL File
 - File → Save As and give it an informational file name

🕞 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example П File Edit View Project Assignments Processing Tools Window Help Search altera com - / 3 Setup example ▼ Q I # # × Compilation Report - Setup_example 💠 Counter updn n bit tb.vhdl* 🗵 IP Catalog **₽∂**> Project Navigator Files 👪 🗟 🧮 🧮 🖪 267 × = Files 🔛 Counter updn n bit tb.vhdl 🐗 Installed IP Counter updn n bit.vhdl Project Directory abo Setup_example.sdc No Selection Available ✓ Library > Basic Functions > DSP > Interface Protocols ▼ ≡ ₽ ₽ 12 Tasks Compilation > Memory Interfaces and Controllers 13 14 15 16 Task > Processors and Peripherals > University Program Y 🕨 Compile Design 17 18 Search for Partner IP Analysis & Synthesis 19 20 21 Edit Settings + Add.. < 💏 Eind... 😽 Find Next Ð <<Filter>: 卩 туре ID Message ≡ Running Quartus Prime Analysis & Elaboration ettings_files=on --write_settings_files=off Setup_example -c Setup_example --analysis_and_elaboration been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSOF Note: New file is visible led and will use 2 of the 2 processors detected ing 1 entities, in source file counter_updn_n_bit.vhdl 12127 Elaborating entity "Counter_updn_n_bit" for the top level hierarchy 20013 Ignored 185 assignments for entity "DE10_Lite" -- entity does not exist in design Quartus Prime Analysis & Elaboration was successful. 0 errors, 187 warnings System (1) Processing (14) 100% 00:00:04

foo_nbit.vhdl foo_nbit_tb.vhdl

• Enter your TB

🕥 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	– 🗆 X
<u>E</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> roject <u>A</u> ssignments P <u>r</u> ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp	Search altera.com
📄 🚾 🗔 🤟 📋 💼 🤈 🔿 🔄 Setup_example 🔹 🇹 🎸 🎸 🐼 💷 Þ 🌾 🌾 🍚 🥸 🚠	♦ 🖬 🗢
Project Navigator 📄 Files 🔹 🔍 📮 🗗 × 🕹 Compilation Report - Setup_example 🛛 🔶 Counter_updn_n_bit_tb.vhdl* 🗵	IP Catalog 및 타 ×
<pre>Files @ Counter_updn_n_bit_tb.vhdl @ Counter_updn_n_bit_vhdl @ Counter_updn_n_bit.vhdl @ Setup_example.sdc Tasks Compilation Task Task Task Compilation Co</pre>	 Installed IP Project Directory No Selection Available Library Basic Functions DSP Interface Protocols Memory Interfaces and Controllers Processors and Peripherals University Program
<pre> Compile Design</pre>	Search for Partner IP Add
Type ID Message Running Quartus Prime Analysis & Elaboration Command: quartus_mapread_settings_files=onwrite_settings_files=off Setup_example -c Setup_examplear 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global 20030 Parallel compilation is enabled and will use 2 of the 2 processors detected 20030 Parallel compilation is enabled and will use 2 of the 2 processors detected 20121 Found 2 design units, including 1 entities, in source file counter_updn_n_bit.vhdl 12127 Elaborating entity "Counter_updn_n_bit" for the top level hierarchy 20013 Ignored 185 assignments for entity "DE10_Lite" entity does not exist in design Quartus Prime Analysis & Elaboration was successful. 0 errors, 187 warnings System (1) Processing (14)	
Ln 1 Col 1 VHDL File	100% 00:00:04

20

Continue to use generics in TB TB signals in all caps Define a constant for the clock PER (no absolute times used)

architecture testbench of counter_updn_n_bit_tb is Enter your TB CLK: std_logic; signal RSTB: std_logic; signal signal DIR: std_logic; signal CNT: std_logic_vector((N - 1) downto 0); constant PER: time := 20 ns; -- Component prototype -- counter_updn_n_bit_tb.vhdl component counter_updn_n_bit -- created: 3/17/18 generic (n : NATURAL := 8); -- by: johnsontimoj port -- rev: 0 i_rstb IN STD_LOGIC; -- testbench for up down counter i_clk IN STD_LOGIC: -- of counter_updn_n_bit.vhdl i_dir IN STD LOGIC: OUT STD_LOGIC_VECTOR((n - 1) downto 0) o_cnt); library ieee; end component; use ieee.std_logic_1164.all; entity counter_updn_n_bit_tb is begin generic(N: natural := 8-- Device under test (DUT) -- no port entry - testbench end entity: DUT: counter_updn_n_bit generic map(n => N port map(i_clk => CLK, i_rstb => RSTB. i_dir \Rightarrow DIR. => CNT o cnt):

Separate clock, reset and run processes Could be 0, 1, 2, Run processes

```
    Enter your TB

                                      Test processes
                                   -- Clock process
                                   clock: process -- note - no sensitivity list allowed
                                   begin
                                      CLK <= '0';
                                      wait for PER/2;
                                      infinite: loop
                                         CLK <= not CLK; wait for PER/2;
                                      end loop:
                                   end process;
                                   -- Reset process
                                   reset: process -- note - no sensitivity list allowed
                                   begin
                                      RSTB <= '0'; wait for 2*PER;</pre>
                                      RSTB <= '1'; wait;</pre>
                                   end process reset;
                                   -- Run Process
                                   run: process -- note - no sensitivity list allowed
                                   begin
                                      -- initialize inputs
                                      DIR <= '0':
                                      -- wait for reset
                                      wait for 2*PER:
                                      -- run code
                                      wait for (2**N)*PER;
                                      DIR <= '1';
                                      wait for (2**N)*PER;
                                   end process run;
                                   -- End test processes
                                end architecture;
```

- Enter your TB
 - Elaborate the design
 - With the original vhdl design set as the top level entity (not the xxxx_tb.vhdl design)
 - Select Processing → Start → Start Analysis and Elaboration

 This causes Quartus to check the Test Bench code along with the original vhdl design


- Setup your simulation
 - Use the ModelSim Testbench Setup notes as a guide

Category:	Device/Board	
Category: General Files Libraries V IP Settings IP Catalog Search Locations Design Templates Operating Settings and Conditions Voltage Temperature Compilation Process Settings Incremental Compilation EDA Tool Settings Design Entry/Synthesis Simulation Board-Level Compiler Settings VHDL Input Verilog HDL Input Default Parameters Timing Analyzer Assembler Design Assistant Signal Tap Logic Analyzer	Device/Board Simulation Specify options for generating output files for use with other EDA tools. Iool name: ModelSim-Altera Rung gate-level simulation automatically after compilation EDA Netlist Writer settings Format for output netlist: VHDL Output girectory: simulation/modelsim Map illegal HDL characters gnable glitch filtering Options for Power Estimation	Letit Test Bench Settings Edit Test Bench Settings for the selected test bench. Iest bench name: Counter_updn_n_bit_tb Top level module in test bench: Counter_updn_n_bit_tb Use test bench to perform VHDL timing simulation Design instance name in test bench: NA Simulation period Run simulation until all vector stimuli are used End simulation at: 10300 Ins Test bench and simulation files Eile name: Library HDL Version
Design Assistant	Compile test bench: Counter_updn_n_bit_tb Test Benches Use script to set up simulation: Script to compile test bench: More NativeLink Settings Reset	File Name Library HDL Version Remove Counter_updn Default Up Down Properties OK Cancel Help
	The Buy Software OK Cancel Apply Help	


Run your simulation


Common

Tools → Run Simulation Tools → RTL Simulation



Verify your design





This should be the same name as your design file with _de10 added

foo_nbit.vhdl foo_nbit_tb.vhdl

foo_nbit_de10.vhdl

- Create DE10 implementation HDL
 - File \rightarrow New \rightarrow VHDL File
 - File → Save As and give it an informational file name

🕥 Quartus Prime Lit	e Edition - D:/GDrive/MSOE/Commo	/Quartus_Projects/Common_Project/Setup_example -	Setup_example		– 🗆 X
<u>F</u> ile <u>E</u> dit <u>V</u> iew	<u>P</u> roject <u>A</u> ssignments P <u>r</u> ocessin	<u>T</u> ools <u>W</u> indow <u>H</u> elp			Search altera.com 🕓
	≁ D E ? (Setup_example	🗳 🚭 🔕 💵 Þ 🍝 🍫	🔶 🛇 🖧 🔆 😫	9
Project Navigator	🖹 Files 🔻 🔍 📮		Compilation Report - Setup_example 🖾	IP Catalog	₽ ×
Files	 n_bit.vhdl	1 2 3 4 5 6 7 8 9 10	Provide 1998 1998 1998 1998 1998 1998 1998 199		x E talled IP ject Directory No Selection Available rary Basic Functions DSP
	Compilation Task Ie Design alysis & Synthesis Edit Settings	11		>	Interface Protocols Memory Interfaces and Controllers Processors and Peripherals University Program urch for Partner IP
<	Message 1 Changed top-level desig	<	"c:/intelfpga_lite/18.0/quartus/d		
sag es	ile is visible			artus_Projects/Common_Pro	ject/Setup_example_nativeli
2	•••				100% 00:00:04
		and the second se			

- Set the Top Level Entity
 - Right click on the de10 file in the Files window
 - Select Set as Top Level Entity

💊 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	- 🗆 X 🛛
File Edit View Project Assignments Processing Tools Window Help	Search altera.com 🔵
🗋 🔂 🚽 🎸 🗋 💼 🤊 🔊 Isetup_example 🔹 🗹 🍑 🍑 🚳 🖧	≫ 😫 🗩
Project Navigator 🖹 Files 🔹 🔍 📮 🗗 × 🕹 Compilation Report - Setup_example 🛛 🔅 Counter_updn_n_bit_de10.vhdl* 🖸	IP Catalog 📮 🗗 🗙
🚰 💏 🤃 🚍 🚰 👘 🖓 🖉 🔁 🔤	 × ≡.
Counter upda a bit de10 ybdl	Y 🙀 Installed IP
UND COURCE_U	Y Project Directory
	No Selection Available
Store Setup_exar R Set as Top-Level Entity Ctrl+Shift+V	 Library Basic Functions
Create AHDL Include Files for Current File	> DSP
Create Symbol Files for Current File	> Interface Protocols
Tasks Create Verilog Instantiation Template Files for Current File	> Memory Interfaces and Controllers
Create VHDL Component Declaration Files for Current File	> Processors and Peripherals
V Cor Properties	> University Program
Analysis & Synthesis	Search for Partner IP
Edit Settings	
	+ Add
× All O ▲ ▲ ▼ < <filter>> 😚 Eind 🏍 Find Ne<u>x</u>t</filter>	
I I Type ID Message	
125061 Changed top-level design entity name to "Counter_updn_n_bit"	
22036 Successfully launched NativeLink simulation (quartus_sh -t "c:/intelfpga_lite/18.0/quartus/common/tcl/inter 22036 For messages from NativeLink execution see the NativeLink log file D:/GDrive/MSOE/Common/Quartus_Projects/C	
0 125061 Changed top-level design entity name to "Counter_updn_n_bit_de10"	
89 <	
System (4) Processing (14)	
System (4) Processing (14) Sets the current file entity as the top-level entity for the next compilation	100% 00:00:04
See the content in entry as an opticity of the next compliant	100% 00:00:04

29

• Enter your DE10 design

🕞 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	– 🗆 X
<u>Eile E</u> dit <u>V</u> iew <u>P</u> roject <u>A</u> ssignments P <u>r</u> ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp	Search altera.com
🗋 🚾 🗔 🤟 🗇 🔿 🛇 Setup_example 🔹 🗹 🎸 🎸 🐼 🕼 🕨 🍝 🌾 🍚 🚫 🖧	♥ 🔁 🗢
Project Navigator 📄 Files 🔹 🔍 🗐 🗗 🗙 🧇 Counter_updn_n_bit_de10.vhdl 🔯 🕹 Compilation Report - Setup_example 🖾	IP Catalog 📮 🗗 🗙
Files	 Installed IP Project Directory No Selection Available Library Basic Functions DSP Interface Protocols Memory Interfaces and Controllers Processors and Peripherals University Program Search for Partner IP
Edit Settings v 20 port(21 CLOCK_50: in std_logic; v	+ Add
All O Al Al O Al Al Control And AliveLink simulation (quartus_sh -t "c:/intelfpga_lite/18.0/quartus/common/tcl/interr 22036 Successfully launched NativeLink simulation (quartus_sh -t "c:/intelfpga_lite/18.0/quartus/common/tcl/interr 22036 For messages from NativeLink execution see the NativeLink log file D:/GDrive/MSOE/Common/Quartus_Projects/co 125061 Changed top-level design entity name to "Counter_updn_n_bit_de10"	nal/nativelink/qnativesim.tcl"rtl
System (4) Processing (14)	>
Bit System (4) Processing (14) Ln 1 Col 1 VHDL File	100% 00:00:04

30

Use qsf pin names for the top level I/Os

Enter your DE10 design

```
architecture hardware of counter_updn_n_bit_de10 is
-- counter_updn_n_bit_de10.vhdl
                                                                      CLK_SIG: std_logic; -- Intermediate clk signal
                                                             signal
-- created: 3/17/18
-- by: johnsontimoj

    Component prototypes

-- rev: 0
                                                             component clk_3Hz
-- DE10 implementation for up down counter
                                                                port(
-- of counter_updn_n_bit.vhdl
                                                                   i_clk_50MHz : IN STD_LOGIC;
                                                                   i_rstb :
                                                                                  IN STD_LOGIC;
-- Uses a 3 Hz clock divider, sw0 for reset
                                                                   o_clk_3Hz :
                                                                                  OUT STD_LOGIC
-- sw1 for the dir input
                                                                ):
-- and LEDs for the count output
                                                             end component;
library ieee;
                                                             component counter_updn_n_bit
use ieee.std_logic_1164.all;
                                                                generic ( n : NATURAL := 8 );
                                                                port
entity counter_updn_n_bit_de10 is
   port(
                                                                            : IN STD_LOGIC;
                                                                   i_rstb
         CLOCK_50:
                           std_logic;
                     in
                                                                   i_clk
                                                                            : IN STD_LOGIC;
                           std_logic_vector(1 downto 0);
         SW:
                     in
                                                                   i_dir :
                                                                               IN STD_LOGIC:
                                                                            OUT STD_LOGIC_VECTOR((n - 1) downto 0)
                                                                   o_cnt :
         LEDR:
                     out std_logic_vector(7 downto 0)
                                                                ):
   ):
                                                             end component;
end entity;
```

Enter your DE10 design

begin

```
-- Device under test (DUT)
CK: clk_3Hz
port map(
    i_clk_50MHz => CLOCK_50,
    i_rstb => SW(0),
    o_clk_3Hz => CLK_SIG
    );
DUT: counter_updn_n_bit
port map(
        i_clk => CLK_SIG,
        i_rstb => SW(0),
        i_dir => SW(1),
        o_cnt => LEDR(7 downto 0)
    );
end architecture;
```

Create a clock divider

No

Common


- File \rightarrow New \rightarrow VHDL File
- File → Save As and give it an informational file name

	re Lite Edition - D:/ GDTive/Ivi.	SOE/Common/Quartus_Pr	rojects/Common_Project/Set	up_example - Setup_example				- 🗆
<u>F</u> ile <u>E</u> dit <u>V</u> ie	w <u>P</u> roject <u>A</u> ssignments	s P <u>r</u> ocessing <u>T</u> ools	<u>W</u> indow <u>H</u> elp				Searc	h altera.com
📄 🗖 (. -⁄- D 💼	Setup	_example	• 🗹 🇳 🗳 🗞	STOP 🕨 🍲 🎸	. 🔶 🛇 🚠	♦ 4	
Project Navigator	Files	▼ < 🛛 🖓 🖓 × 💠	clk_3Hz.vhdl*	Compilation Report - Set	up_example 🗵		IP Catalog	
abe Counter_u	updn_n_bit_de10.vhdl updn_n_bit_tb.vhdl updn_n_bit.vhdl	1 2 3 4 5 6 7 8 9 10 11 11 11 13 13	60 (†)		0 🚺 🏹 267			ls
	Task ompile Design Analysis & Synthesis Edit Settings	▲ 14 16 16 17 18 19 20 21				~	Processors and P University Progra Search for Partner IP Add	m
		evel design entity Launched NativeLin	name to "Counter_u k simulation (quarter	us_sh -t "c:/intelfpg	a_lite/18.0/quartus		nal/nativelink/qnativ	vesim.tcl"
2	le is visib	ign entity	ecution see the Nat name to "Counter_u		Orive/MSOE/Common/Q	uartus_Projects/C	ommon_Project/Setup_0	example_nat


Create 3Hz clock divider

```
-- clk_3hz.vhdl
-- created 2/20/18
 -- tj
 -- rev 0
-- 3Hz clock divider for use with DE10 Labs
-- assumes a 50MHz external clock
-- Inputs: rstb, clk_50MHz
-- Outputs: clk_out
library ieee;
use ieee std_logic_1164 all;
use ieee.numeric_std.all;
entity clk_3hz is
   port (
          `i_clk_50MHz : in std_logic;
i_rstb : in std_logic;
          o_clk_3Hz : out std_logic
   );
end entity;
```


This is the key 3Hz parameter




- Compile
 - Check the design syntax, create RTL, Place and Route
 - Processing → Start Compilation




- Compile
 - Check the Flow Summary



- Verify the RTL
 - Tools → Netlist Viewers → RTL Viewer



Note: this IS NOT sufficient for a design report – you need to show



Program the board

Start

- Connect the DE10 board to computer
- Tools → Programmer
 - Point to the compiled output file xxxx.sof

Hardware Setup Enable real-time	USB-Blaster [USB-0] ISP to allow background pro	Mode:		•	Progress:	1	00% (Succ	essful)
🏴 Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Exami
Auto Delete	output_files/Setup_exa	10M50DAF484	002756F9	002756F9				
Vo Change File P Save File Add Device T Up Up Up Down		-						

- Verify Operation
 - video



41