## **VHDL Operator Precedence**

<ul> <li>Operator Gr</li> </ul>	roups	
Misc:	** abs not	highest
Multiplying:	* / mod rem	And the shallow the
Sign:	+	Decreasing
Adding:	+ - &	Precedence
Shift:	sll srl sla sra rol ror	
Relational:	= /= < <= > >=	C BEIG
Logical:	and or nand nor xor xnor	↓ lowest

 There is no precedence defined within a group – must use parenthesis to define order
 B <= A or C and D -- Illegal</li>
 B <= (A or C) and D -- legal</li>

## • Best practice is to use parenthesis in all cases