## **Comparator Pinout**

## Comparator Connections - Inputs

- Nucleo-L476RG uses programmable I/O selection to choose the INP and INM connections
- Multiple steps are required to enable these connections
  - Port(s) must be enabled (clocks enabled)
  - Pins must be selected as Analog Inputs (using the Pin I/O configuration registers)
  - Pins must be selected in the COMPx registers

Table 143. COMP1 in	put plus assignment		
COMP1_INP	COMP1_INPSEL		
PC5	0		
PB2	1		
Table 144. COMP1 inp	out minus assignment		
COMP1_INM	COMP1_INMSEL[2:0]		
%V <sub>REFINT</sub>	000		
½ V <sub>REFINT</sub>	001		
74 V <sub>REFINT</sub>	010		
V <sub>REFINT</sub>	011		
DAC Channel1	100		
DAC Channel2	101		
PB1	110		
PC4	111		

Table 145. COMP2 i	input plus assignment			
COMP2_INP	COMP2_INPSEL			
P84	0			
PB6	1			
Table 146. COMP2 in	nput minus assignment			
COMP2_INM	COMP2_INMSEL[2:0]			
%V <sub>REFINT</sub>	000 001			
½ V <sub>refint</sub>				
¾ V <sub>REFINT</sub>	010			
V <sub>REFINT</sub>	011			
DAC Channel1	100			
DAC Channel2	101			
PB3	110			
PB7	111			

## **Comparator Pinout**

- Comparator Connections outputs
  - Nucleo-L476RG uses programmable I/O selection for the OUT connection
  - Multiple steps are required to enable these connections
    - Port must be enabled (clocks enabled)
    - Pins must be configured to allow Alternate Function
    - The COMPx output must be selected as the alternate function

	AF8		CAN1, TSC	AF10 OTG_FS, QUADSPI	AF11 LCD	AF12 SDMMC1, COMP1, COMP2, FMC, SWPMI1	AF13 SAI1, SAI2	AF14 TIM2, TIM15, TIM16, TIM17, LPTIM2	AF15
Port		UART4, UART5, LPUART1							
	PB0	-	-	QUADSPI_BK1_IO1	LCD_SEG5	COMP1_OUT	-	-	EVENTOU
	РВ1	-	-	QUADSPI_BK1_IO0	LCD_SEG6		-	LPTIM2_IN1	EVENTO
	PB2	-	-	-	-	-	-	-	EVENTO
	PB3	-	-	-	LCD_SEG7	-	SAI1_SCK_B	-	EVENTO
	PB4	UART5_RTS _DE	TSC_G2_IO1	-	LCD_SEG8		SAI1_MCLK_ B	TIM17_BKIN	EVENTO
	PB5	UART5_CTS	TSC_G2_IO2	-	LCD_SEG9	COMP2_OUT	SAI1_SD_B	TIM16_BKIN	EVENTO
	PB6	-	TSC_G2_IO3	-	-	TIM8_BKIN2_ COMP2	SAI1_FS_B	TIM16_CH1N	EVENTO
	PB7	UART4_CTS	TSC_G2_IO4	-	LCD_SEG21	FMC_NL	TIM8_BKIN_ COMP1	TIM17_CH1N	EVENTO
Port B	PB8	-	CAN1_RX	-	LCD_SEG16	SDMMC1_D4	SAI1_MCLK_ A	TIM16_CH1	EVENTO
	PB9	-	CAN1_TX	-	LCD_COM3	SDMMC1_D5	SAI1_FS_A	TIM17_CH1	EVENTO
	PB10	LPUART1_ RX	-	QUADSPI_CLK	LCD_SEG10	COMP1_OUT	SAI1_SCK_A	-	EVENTO
	PB11	LPUART1_TX	-	QUADSPI_NCS	LCD_SEG11	COMP2_OUT	-	-	EVENTO
	PB12	LPUART1_ RTS_DE	TSC_G1_IO1	-	LCD_SEG12	SWPMI1_IO	SAI2_FS_A	TIM15_BKIN	EVENTO
	PB13	LPUART1_ CTS	TSC_G1_IO2	-	LCD_SEG13	SWPMI1_TX	SAI2_SCK_A	TIM15_CH1N	EVENTO
	PB14	-	TSC_G1_IO3	-	LCD_SEG14	SWPMI1_RX	SAI2_MCLK_ A	TIM15_CH1	EVENTO
	PB15	-	TSC_G1_IO4	-	LCD SEG15	SWPMI1 SUSPEND	SAI2 SD A	TIM15 CH2	EVENTO