

Serial Peripheral Interface (SPI)


Last updated 6/14/21

SPI Basics

- Overview
 - 8 bit synchronous shift register used to communicate externally
 - Most often used to communicate with peripherals
 - displays, sensors, converters
 - Can be used for inter-processor communication
 - Two modes of operation
 - Master – responsible for providing the clock
 - Slave – receives clock from the master


SPI Basics

- Overview



MISO – Master:IN or Slave:OUT

MOSI – Master:OUT or Slave:IN




SCK – SPI CLK

\overline{SS} – Slave Select Bar

SPI Basics

- Operation



Latch → Shift Register in both master and slave


Master generates 8 clocks → shifts both registers (swaps content)

Shift Register → Latch in both master and slave

SPI Basics

- Operation



- Configure 1 device as master
- Configure 1 or more devices as slaves
- Pull SSbar low on the desired slave device
- Initiate transfer by writing to the data register
 - The master will generate the appropriate clocks
 - If interrupts are enabled – an interrupt will be generated on completion



SPI Basics

- Operation

- 2 options for clock polarity
 - $POL = 0 \rightarrow$ rising edge triggered
 - $POL = 1 \rightarrow$ falling edge triggered
- 2 options for clock phase
 - $PH = 0 \rightarrow$ leading edge triggered
 - $PH = 1 \rightarrow$ trailing edge triggered
- 2 options on transfer direction
 - $MSB = 0 \rightarrow$ LSB transferred first
 - $MSB = 1 \rightarrow$ MSB transferred first




SPI Basics

- Operation

- $\text{PH} = 0$

Captured in register
on trailing clock edge



Values active on pins
on first clock edge


New values placed on
pins on leading clock edge

SPI Basics

- Operation

- $\text{PH} = 1$

Captured in register
on leading clock edge




Values active on pins
as soon as SSbar
goes low

New values placed on
pins on trailing clock edge

SPI Basics

- Operation
- Multiple Slave Configuration



© Cengage Learning 2014

Figure 14.7 ■ Single-master and multiple-slave device connection (method 1)

SPI Basics

- Operation
 - Multiple Slave – Extended Shift Configuration




Figure 14.8 ■ Single-master and multiple-slave device connection (method 2)