## Last updated 7/8/19



© tj

- Core Peripherals
  - SysTick
  - System Control Block
  - Memory Protection Unit
  - Floating Point Unit
  - Debug Peripherals
  - Nested Vector Interrupt Controller(in interrupts notes)

Systick

- Integrated system timer (counter)
- 24-bit clear-on-write (reloads)
- Decrementing
- Wrap-on-zero



- Systick
  - Applications
    - An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
    - A high-speed alarm timer using the system clock.
    - A variable rate alarm or signal timer—the duration is rangedependent on the reference clock used and the dynamic range of the counter.
    - A simple counter used to measure time to completion and time used.
    - An internal clock source control based on missing/meeting durations.
    - The COUNT bit in the STCSR control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop

- Systick
- 1. Program the value in the STRVR register.
- 2. Clear the STCVR register by writing to it with any value.
- 3. Configure the STCSR register for the required operation.

#### Table 2-53. SYSTICK Registers

Offset	Acronym	Register Name	Туре	Reset	Section
10h	STCSR	SysTick Control and Status Register	read-write	00000004h	Section 2.4.4.1
14h	STRVR	SysTick Reload Value Register	read-write	Undefined	Section 2.4.4.2
18h	STCVR	SysTick Current Value Register	read-write	Undefined	Section 2.4.4.3
1Ch	STCR	SysTick Calibration Value Register	read-only	Undefined	Section 2.4.4.4



#### Systick – Control Register

SysTick -> CTRL

			Figure 2-47	. STCSR Re	gister		
31	30	29	28	27	26	25	24
			RESE	RVED			
			R/W	/-0h			
23	22	21	20	19	18	17	16
			RESERVED				COUNTFLAG
			R/W-0h				R-0h
15	14	13	12	11	10	9	8
			RESE	RVED			
			R/W	/-0h			
7	6	5	4	3	2	1	0
		RESERVED			CLKSOURCE	TICKINT	ENABLE
		R/W-0h			R-1h	R/W-0h	R/W-0h

#### Table 2-54. STCSR Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-17	RESERVED	R/W	Oh	
16	COUNTFLAG	R	Oh	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application of any part of the SysTick Control and Status Register. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15-3	RESERVED	R/W	Oh	
2	CLKSOURCE	R	1h	Clock source. Ob = Not applicable 1b = Core clock
1	TICKINT	R/W	Oh	
0	ENABLE	R/W	Oh	Enable SysTick counter 0b (R/W) = Counter disabled

Systick – Reload Value Register

#### SysTick -> LOAD

#### Figure 2-48. STRVR Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		R	ESE	RVE	D														REL	OAD	)										
			R/	W															R/	W											

#### Table 2-55. STRVR Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-24	RESERVED	R/W	Undefined	
23-0	RELOAD	R/W	Undefined	Value to load into the SysTick Current Value Register when the counter reaches 0.

Systick – Current Value Register
 SysTick -> VAL

												F	igu	re 2	2-49	. S1	ГСУ	R F	Regi	iste	r										
1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		R	ESE	RVE	D													0	URF	REN	Т										
			R/	W															R/	W											

#### Table 2-56. STCVR Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-24	RESERVED	R/W	Undefined	
23-0	CURRENT	R/W	Undefined	Current value at the time the register is accessed. No read-modify- write protection is provided, so change with care. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

Note: Writing anything to this register clears the count

#### • Systick – Calibration Register SysTick -> CALIB

			Figure 2-5	0. STCR Regi	ster		
31	30	29	28	27	26	25	24
NOREF	SKEW			RESE	RVED		
R-	R-			R	<b>!-</b>		
23	22	21	20	19	18	17	16
			TEN	MS			
			F	₹-			
15	14	13	12	11	10	9	8
			TEN	MS			
			F	<b>≀</b> -			
7	6	5	4	3	2	1	0
			TEN	MS			
			F	<b>≀</b> -			

#### Table 2-57. STCR Register Field Descriptions

Bit	Field	Туре	Reset	Description
31	NOREF	R	Undefined	Reads as one. Indicates that no separate reference clock is provided.
30	SKEW	R	Undefined	Reads as one. The calibration value is not exactly 10ms because of clock frequency. This could affect its suitability as a software real time clock.
29-24	RESERVED	R	Undefined	
23-0	TENMS	R	Undefined	Reads as zero. Indicates calibration value is not known.

												F	igu	re 2	-48	. S1	۲R۷	R F	Reg	iste	r										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		R	ESE	RVE	D														REL	OAD	)										
			R	W															R/	W											

Table 2-55. STRVR Register Field Descriptions

Description

#### SysTick Example

int Delay\_48MHz\_us(uint32\_t val){

// input checking

- // max input is 349,524
- if (val > 349524){

printf("\nDelay\_48MHz\_us delay out of bounds %i\n", val);
exit(1);

// Local Variables

// These values are used to timeout the transitions
uint32\_t delay\_cnt;

// Calculate the required number of clock cycles
// 48MHz --> 20.8333ns/clk
// # of clocks per us = 1e-6 \* 48e6 = 48
// required number of clocks = val \* clks/us
delay cnt = val \* 48;

#### // Wait while(!(SysTick->CTRL & 0x00010000))

// Done waiting
return 0;
} // end Delay\_48MHz\_us

;

		R	ESE	RVE	D													C	URF	REN	Т										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
/	/											F	igu	re 2	2-49	. S'	тс\	/R F	Regi	iste	r										
		/																													
				/												co	unte	r rea	ches	0.	,										
	23	-0	R	ELO	AD				F	R/W			Und	defin	ed	Va	lue 1	o loa	int	o th	e Sve	sTick	Cur	rent	Valu	ie R	eaist	er w	hen	the	
	31-	24	R	ESE	RVE	D			_   F	R/W			Und	defin	ed																

Reset

Туре

#### Table 2-56. STCVR Register Field Descriptions

R/W

Bit	Field	Туре	Reset	Description
31-24	RESERVED	R/W	Undefined	
23-0	CURRENT	R/W	Undefined	Current value at the time the register is accessed. No read-modify- write protection is provided, so change with care. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

				Figure 2-47.	STCSR Re	egister				
	31	30	29	28	27	26	25	24		
	RESERVED									
				R/W	-0h					
	23	22	21	20	19	18	17	16		
				RESERVED				COUNTFLAG		
				R/W-0h				R-Oh		
	15	14	13	12	11	10	9	8		
		RESERVED								
· · ·				R/W	-0h					
")	7	6	5	4	3	2	1	0		
			RESERVED			CLKSOURCE	TICKINT	ENABLE		
			R/W-0h			R-1h	R/W-0h	R/W-0h		

#### Table 2-54. STCSR Register Field Descriptions

	Bit	Field	Туре	Reset	Description
	31-17	RESERVED	R/W	Oh	
	16	COUNTFLAG	R	Oh	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application of any part of the SysTick Control and Status Register. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
1	15-3	RESERVED	R/W	Oh	
	2	CLKSOURCE	R	1h	Clock source. 0b = Not applicable 1b = Core clock
1	1	TICKINT	R/W	Oh	
-	0	ENABLE	R/W	Oh	Enable SysTick counter 0b (R/W) = Counter disabled

Bit

Field

R/W

System Control Block – SCB

Access to a range of system level registers

#### SCB - Registers

Table 2-58. SCB Registers

Offset	Acronym	Register Name	Туре	Reset	Section	
D00h	CPUID	CPUID Base Register	read-only	410FC241h	Section 2.4.5.1	SCB->CPUID
D04h	ICSR	Interrupt Control State Register	read-write	0000000h	Section 2.4.5.2	1.
D08h	VTOR	Vector Table Offset Register	read-write	0000000h	Section 2.4.5.3	
D0Ch	AIRCR	Application Interrupt/Reset Control Register	read-write	FA050000h	Section 2.4.5.4	a bis
D10h	SCR	System Control Register	read-write	0000000h	Section 2.4.5.5	and a second second second
D14h	CCR	Configuration Control Register	read-write	00000200h	Section 2.4.5.6	the starting party in
D18h	SHPR1	System Handlers 4-7 Priority Register	read-write	0000000h	Section 2.4.5.7	and the second se
D1Ch	SHPR2	System Handlers 8-11 Priority Register	read-write	0000000h	Section 2.4.5.8	SCB->SHP[1]
D20h	SHPR3	System Handlers 12-15 Priority Register	read-write	0000000h	Section 2.4.5.9	
D24h	SHCSR	System Handler Control and State Register	read-write	0000000h	Section 2.4.5.10	100
D28h	CFSR	Configurable Fault Status Registers	read-write	0000000h	Section 2.4.5.11	
D2Ch	HFSR	Hard Fault Status Register	read-write	0000000h	Section 2.4.5.12	1.00 M
D30h	DFSR	Debug Fault Status Register	read-write	0000000h	Section 2.4.5.13	
D34h	MMFAR	Mem Manage Fault Address Register	read-write	Undefined	Section 2.4.5.14	
D38h	BFAR	Bus Fault Address Register	read-write	Undefined	Section 2.4.5.15	
D3Ch	AFSR	Auxiliary Fault Status Register	read-write	0000000h	Section 2.4.5.16	
D40h	PFR0	Processor Feature register0	read-only	00000030h	Section 2.4.5.17	
D44h	PFR1	Processor Feature register1	read-only	00000200h	Section 2.4.5.18	
D48h	DFR0	Debug Feature register0	read-only	00100000h	Section 2.4.5.19	
D4Ch	AFR0	Auxiliary Feature register0	read-only	0000000h	Section 2.4.5.20	
D50h	MMFR0	Memory Model Feature register0	read-only	00100030h	Section 2.4.5.21	SCB->MMER
D54h	MMFR1	Memory Model Feature register1	read-only	0000000h	Section 2.4.5.22	
D58h	MMFR2	Memory Model Feature register2	read-only	0100000h	Section 2.4.5.23	
D5Ch	MMFR3	Memory Model Feature register3	read-only	0000000h	Section 2.4.5.24	
D60h	ISAR0	ISA Feature register0	read-only	01101110h	Section 2.4.5.25	
D64h	ISAR1	ISA Feature register1	read-only	02112000h	Section 2.4.5.26	
D68h	ISAR2	ISA Feature register2	read-only	21232231h	Section 2.4.5.27	
D6Ch	ISAR3	ISA Feature register3	read-only	01111131h	Section 2.4.5.28	
D70h	ISAR4	ISA Feature register4	read-only	01310132h	Section 2.4.5.29	
D88h	CPACR	Coprocessor Access Control Register	read-write	00F00000h	Section 2.4.5.30	

– SHP[3]

- PFR[1]

[0 - MMFR[3]]

- ISAR[4]

• SCB – CPU ID Register

#### SCB->CPUID

						Figu	ire 2-51	. CPUI	D Regi	ster					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			IMPLEN	IENTER					VARIANT CONSTANT						
			R-4	41h					R-	Oh			R-	Fh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					PAR	TNO							REVI	SION	
					R-C	24h							R-	1h	

#### Table 2-59. CPUID Register Field Descriptions

Bit	Field	Туре	Reset	Description
31-24	IMPLEMENTER	R	41h	Implementor code.
23-20	VARIANT	R	Oh	Implementation defined variant number.
19-16	CONSTANT	R	Fh	Reads as 0xC
15-4	PARTNO	R	C24h	Number of processor within family.
3-0	REVISION	R	1h	Implementation defined revision number.

#### • SCB – Interrupt Control State Register SCB->ICSR

	Figure 2-52. ICSR Register							
31	30	29	28	27	26	25	24	
NMIPENDSET	RESERVED		PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	RESERVED	
R/W-0h	RM	/-0h	R/W-0h	W-0h	R/W-0h	W-0h	R/W-0h	
23	22	21	20	19	18	17	16	
ISRPREEMPT	ISRPREEMPT ISRPENDING			RVED		VECTP	ENDING	
R-0h	R-0h		R/M	/-0h		R-0h		
15	14	13	12	11	10	9	8	
	VECTPE	ENDING		RETTOBASE	RESE	RVED	VECTACTIVE	
	R-	Oh		R-0h	R/M	V-Oh	R-0h	
7	6	5	4	3	2	1	0	
	VECTACTIVE							
			R-	Oh				

Bit	Field	Туре	Reset	Description
17-12	VECTPENDING	R	Oh	Pending ISR number field. VECTPENDING contains the interrupt number of the highest priority pending ISR.
11	RETTOBASE	R	Oh	This bit is 1 when the set of all active exceptions minus the IPSR_current_exception yields the empty set.
10-9	RESERVED	R/W	Oh	
8-0	VECTACTIVE	R	0h	Active ISR number field. Reset clears the VECTACTIVE field.

- Memory Protection Unit MPU
  - The MPU breaks the processor memory into 8 logical regions
  - Each region has settings to:
    - Set start address and size
    - Limit access (privilege)
    - Set as bufferable
    - Set as cacheable
    - Set as non-executable

- MPU Privilege
  - Program memory, data memory, and peripheral access limitations
  - Operating System (privileged)
    - Access to all of program memory and data memory
    - Access to all peripherals
  - Application Program A (unprivileged)
    - Access to portions of program memory and data memory
    - Access to some peripherals
  - Application Program B (unprivileged)
    - Access to portions of program memory and data memory
    - Access to some peripherals

• MPU - Registers

#### MPU->TYPE

...

Offset	Acronym	Register Name	Туре	Reset
D90h	TYPE	MPU Type Register	read-only	00000800h
D94h	CTRL	MPU Control Register	read-write	00000000h
D98h	RNR	MPU Region Number Register	read-write	00000000h
D9Ch	RBAR	MPU Region Base Address Register	read-write	00000000h
DA0h	RASR	MPU Region Attribute and Size Register	read-write	00000000h
DA4h	RBAR_A1	MPU Alias 1 Region Base Address register	read-write	00000000h
DA8h	RASR_A1	MPU Alias 1 Region Attribute and Size register	read-write	00000000h
DACh	RBAR_A2	MPU Alias 2 Region Base Address register	read-write	00000000h
DB0h	RASR_A2	MPU Alias 2 Region Attribute and Size register	read-write	00000000h
DB4h	RBAR_A3	MPU Alias 3 Region Base Address register	read-write	00000000h
DB8h	RASR_A3	MPU Alias 3 Region Attribute and Size register	read-write	00000000h

- Floating Point Unit FPU
  - 32-bit instructions for single-precision (C float) dataprocessing operations
  - Combined multiply and accumulate instructions for increased precision (Fused MAC)
  - Hardware support for conversion, addition, subtraction, multiplication with optional accumulate, division, and square root
  - Hardware support for denormals and all IEEE rounding modes
  - 32 dedicated 32-bit single-precision registers, also addressable as 16 double-word registers
  - Decoupled three stage pipeline

- Floating Point Unit FPU
  - Extended Register Set
    - Sixteen 64-bit double-word registers, D0-D15
    - Thirty-two 32-bit single-word registers, S0-S31
    - A combination of registers from the above views
  - The FPU is disabled from reset. You must enable it before you can use any floating-point instructions.
    - In many compilers, such as in TI's Code Composer Studio IDE, if the hardware FPU option is selected in the compiler setting, the initialization code enables the FPU before entering the main() function. In this case, users do not need to manually turn on the FPU in the main application code.
    - The processor must be in privileged mode to read from and write to the Coprocessor Access Control (CPAC) register – see the spec for details

#### Floating Point Unit – Registers

Offset	Acronym	Register Name	Туре	Reset
F34h	FPCCR	Floating Point Context Control Register	read-write	C0000000h
F38h	FPCAR	Floating-Point Context Address Register	read-write	00000000h
F3Ch	FPDSCR	Floating Point Default Status Control Register	read-write	00000000h
F40h	MVFR0	Media and FP Feature Register 0 (MVFR0)	read-only	10110021h
F44h	MVFR1	Media and FP Feature Register 1 (MVFR1)	read-only	11000011h

FPU->FPCCR ... FPU->MVFR1

- Debug Peripherals
  - FPB Flash Patch and Breakpoint
    - Causes flashed code to be re-directed to a different location
    - Causes flashed code to cause a breakpoint in hardware
  - DWT Data Watchpoint and Trace
    - Hardware triggers
    - Data Address triggers
    - PC Sampler Triggers
  - ITM Instrumentation Trace Macrocell TPIU – Trace Port Interface Unit
    - Provide printf style debugging to an output stream
  - JTAG Joint Test Action Group
     SWD Serial Wire Debug
    - Access to the debug peripherals



- Basic Watchdog Function
  - What happens if your code gets trapped in a loop or runs off into the weeds?
  - Checks to make sure your software is running
  - Count up timer that creates a system reset if it gets to a programmed value
  - System software must periodically reset the timer to prevent it from activating a system reset

© ti

- MSP432 Watchdog Timer
  - ARM (AMBA Compliant) timer
  - 32 bit timer
  - Password protected
    - Any violation results in a system reset
  - Can be configured as an interval counter
  - COUNT UP TIMER



MSP432 Watchdog Timer



- MSP432 Watchdog Timer
  - Password Protection
    - 16 bit control register
    - Uses special instruction to access
    - Upper byte must be 0x5A (password) for writes
    - Upper byte returns 0x69 for reads
    - Any incorrect instruction access → system reset
    - Any incorrect password → system reset

- MSP432 Watchdog Timer
  - Reset Defaults
    - WD Timer not active
    - Count set to 2<sup>15</sup>
    - Clock source set to SMCLK

- MSP432 Watchdog Timer
  - Interval Timer Mode
    - Count up counter
    - Sets a flag or creates an interrupt when the programmed count is reached

MSP432 Watchdog Timer

Watchdog Control Register

WDT\_A->CTL

			Figure 15-2.	WDTCTL Reg	gister		
15	14	13	12	11	10	9	8
			WD.	TPW			
rw-{0}	rw-{1}	rw-{1}	rw-{0}	rw-{1}	rw-{0}	rw-{0}	rw-{1}
7	6	5	4	3	2	1	0
WDTHOLD	WDT	SSEL	WDTTMSEL	WDTCNTCL			
rw-{0}	rw-{0}	rw-{0}	rw-{0}	rw-{0}	rw-{1}	rw-{0}	rw-{0}

- MSP432 Watchdog Timer
  - Watchdog Control Register

Table	15-3.	WDTCTL	Register	Description <sup>(1)</sup>
-------	-------	--------	----------	----------------------------

Bit	Field	Туре	Reset	Description		
15-8	WDTPW	RW	69h	Watchdog timer password. Always read as 069h. Must be written as 05Ah, or the WDT generates a reset.		
7	WDTHOLD	RW	Oh	Watchdog timer hold. This bit stops the watchdog timer. Setting WDTHOLD = 1 when the WDT is not in use conserves power. 0b = Watchdog timer is not stopped 1b = Watchdog timer is stopped		
6-5	WDTSSEL	RW	Oh	Watchdog timer clock source select 00b = SMCLK 01b = ACLK 10b = VLOCLK 11b = BCLK		
4	WDTTMSEL	RW	Oh	Watchdog timer mode select 0b = Watchdog mode <sup>(2)</sup> 1b = Interval timer mode <sup>(3)</sup>		
3	WDTCNTCL	W	Oh	Watchdog timer counter clear. Setting WDTCNTCL = 1 clears the count value to 0000h. This bit always reads 0h 0b = No action 1b = WDTCNT = 0000h		
2-0	WDTIS	RW	4h	Watchdog timer interval select. These bits select the watchdog timer interval to generate either a WDT interrupt or a WDT reset . 000b = Watchdog clock source / 2 <sup>31</sup> (18:12:16 at 32.768 kHz) 001b = Watchdog clock source / 2 <sup>27</sup> (01:08:16 at 32.768 kHz) 010b = Watchdog clock source / 2 <sup>23</sup> (00:04:16 at 32.768 kHz) 011b = Watchdog clock source / 2 <sup>19</sup> (00:00:16 at 32.768 kHz) 100b = Watchdog clock source / 2 <sup>15</sup> (1 s at 32.768 kHz) 101b = Watchdog clock source / 2 <sup>13</sup> (250 ms at 32.768 kHz) 110b = Watchdog clock source / 2 <sup>9</sup> (15.625 ms at 32.768 kHz) 111b = Watchdog clock source / 2 <sup>6</sup> (1.95 ms at 32.768 kHz)		



#### MSP432 Watchdog Timer

#### • Example

// includes
#include "msp.h"
#include <stdio.h>

#### int main(void){

// setup watchdog

msp432:CIO
[CORTEX_M4_0] count is 0
count is 1
count is 2
count is 3
count is 4
count is 5
count is 6
count is 7
count is 8
count is 9
count is 10
count is 11
count is 12
count is 13
count is 14
count is 15

```
// 0101 1010
                 0
                            0
                                     0
                                              0
                                                       010
// password hold off
                         sm clk wd mode no clr 2**23 cnts(~8M clocks)
WDT_A \rightarrow CTL = 0 \times 5A02;
int i;
for(i = 0; i<20; i++){</pre>
    // clear timer
    // returns 0x69xx, need to write 0x5Ax(1bbb)
    // turn off bits 1 in 6, 0 in 9
    // turn on bits 0 in 5, bit 1 in A
                                                     Resets the WD timer
    // turn on hit 3 in 1sh nibblo
    WDT_A->CTL = (WDT_A->CTL & ~0x2100) | 0x1208;
    printf("count is %i\n", i);
    __delay_cycles(1000000);
}
return 0;
```

© ti