Last updated 5/21/19

MSP432 Clock System



© tj

- MSP432 Clock System
 - 7 clock sources
 - 5 internal clock signals
 - 5 system clock signals
 - Low power
 - High power
 - Internal clock generation
 - High precision external clock generation



- MSP432 Clock System
 - 7 clock sources
 - 5 internal clock signals
 - 5 system clock signals



- MSP432 Clock System
 - Clock Module Sources
 - LFXT CLK External low frequency crystal oscillator clock
 - Up to 32KHz
 - Bypass mode to allow square wave input
 - HFXT CLK External high frequency crystal oscillator clock
 - 1MHz to 48MHz
 - Bypass mode to allow square wave input
 - DCO CLK Internal digitally controlled clock Default
 - 1MHz 48MHz
 - Default power-up mode 3MHz

- MSP432 Clock System
 - Clock Module Sources
 - VLO CLK Internal Very low power/frequency oscillator clock
 - Typically 9.4KHz
 - REFO CLK Internal low power/frequency oscillator clock
 - 32KHz to 128KHz
 - MOD OSC Internal low power oscillator
 - Typically 25MHz
 - SYS OSC Internal low frequency oscillator
 - Typically 5MHz

- MSP432 Clock System
 - Clock Module Outputs
 - MCLK Master clock
 - Software selectable as LFXTCLK, VLOCLK, REFOCLK, DCOCLK, MODCLK, or HFXTCLK
 - Can be divided by 1, 2, 4, 8, 16, 32, 64, or 128
 - Used by the CPU and peripheral module interfaces
 - Used directly by some peripheral modules
 - HSMCLK Subsystem master clock
 - Software selectable as LFXTCLK, VLOCLK, REFOCLK, DCOCLK, MODCLK, or HFXTCLK
 - Can be divided by 1, 2, 4, 8, 16, 32, 64, or 128
 - Used by individual peripheral modules

- MSP432 Clock System
 - Clock Module Outputs
 - SMCLK Low-speed subsystem master clock
 - Uses the HSMCLK
 - Can be divided by 1, 2, 4, 8, 16, 32, 64, or 128
 - Limited to half of the maximum frequency of HSMCLK
 - Selectable by individual peripheral modules
 - ACLK Auxiliary clock
 - Software selectable as LFXTCLK, VLOCLK, or REFOCLK
 - Can be divided by 1, 2, 4, 8, 16, 32, 64 or 128
 - Selectable by individual peripheral modules.
 - Limited to a maximum of 128 kHz.

- MSP432 Clock System
 - Clock Module Outputs
 - BCLK Low-speed backup domain clock
 - Software selectable as LFXTCLK and REFOCLK
 - Primarily used in the backup domain
 - Limited to a maximum of 32.768 kHz.

MSP432 Clock System Registers

Table 5-2. CS Registers

Offset	Acronym	Register Name	Туре	Access	Reset	Section
00h	CSKEY	Key Register	Read/write	Word	0000_A596h	Section 5.3.1
04h	CSCTL0	Control 0 Register	Read/write	Word	0001_0000h	Section 5.3.2
08h	CSCTL1	Control 1 Register	Read/write	Word	0000_0033h	Section 5.3.3
0Ch	CSCTL2	Control 2 Register	Read/write	Word	0001_0003h	Section 5.3.4
10h	CSCTL3	Control 3 Register	Read/write	Word	0000_00BBh	Section 5.3.5
30h	CSCLKEN	Clock Enable Register	Read/write	Word	0000_000Fh	Section 5.3.6
34h	CSSTAT	Status Register	Read	Word	0000_0003h	Section 5.3.7
40h	CSIE	Interrupt Enable Register	Read/write	Word	0000_0000h	Section 5.3.8
48h	CSIFG	Interrupt Flag Register	Read	Word	0000_0001h	Section 5.3.9
50h	CSCLRIFG	Clear Interrupt Flag Register	Write	Word	0000_0000h	Section 5.3.10
58h	CSSETIFG	Set Interrupt Flag Register	Write	Word	0000_0000h	Section 5.3.11
60h	CSDCOERCAL0	DCO External Resistor Calibration 0 Register	Read/Write	Word	0100_0000h	Section 5.3.12
64h	CSDCOERCAL1	DCO External Resistor Calibration 1 Register	Read/Write	Word	0000_0100h	Section 5.3.13

CS->KEY, CTL0, CTL1, ... CS->DCOERCAL1

MSP432 Clock System Registers

			i igure o-o	CORETRES	13101				
31	30	29	28	27	26	25	24		
			Rese	erved	Must wr	ite the corre	ect Key value		
r-0	r-0	r-0	r-0	r-0		before any changes can be made			
23	22	21	20	19	before a				
			Rese	erved	to the clo	to the clock system			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0		
15	14	13	12	11	10	9	8		
			CS	KEY					
rw-1	rw-0	rw-1	rw-0	rw-0	rw-1	rw-0	rw-1		
7	6	5	4	3	2	1	0		
			CS	KEY					
rw-1	rw-0	rw-0	rw-1	rw-0	rw-1	rw-1	rw-0		

Figure 5-5 CSKEV Pegister

Table 5-3. CSKEY Register Description

Bit	Field	Туре	Reset	Description
31-16	Reserved	R	0h	Reserved. Always reads as 0.
15- 0	CSKEY	RW	A596h	Write CSKEY = xxxx_695Ah to unlock CS registers. All 16 LSBs need to be written together.
				Writing CSKEY with any other value causes CS registers to be locked and any writes to these registers are ignored, while reads are still performed. Always reads back A596h.

- MSP432 Clock System Registers
 - Control Register 0

			-	-	,, _,, _			
31	30	29	28	27	26	25	24	
			Reserved				Reserved	
r-0	r-0	r-0	r-0	r-0	r-0	r-0	rw-0	
23	22	21	20	19	18	17	16	
DCOEN	DCORES		Reserved		DCORSEL			
rw-0	rw-0	r-0	r-0	r-0	rw-0	rw-0	rw-1	
15	14	13	12	11	10	9	8	
	Reserved			Reserved		DCO	TUNE	
r-0	r-0	r-0	rw-0	rw-0	rw-0	rw-0	rw-0	
7	6	5	4	3	2	1	0	
			DCO	TUNE				
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	

Figure 5-6. CSCTL0 Register

MSP432 Clock System Registers

Control Register 0

	Bit	Field	Туре	Reset	Description				
	31-25	Reserved	R	0h	Reserved. Always reads as 0.				
	24	Reserved	RW	0h	Reserved. Must be written as zero.				
	23	DCOEN	RW	Oh	Enables the DCO oscillator regardless if used as a clock resource. 0b = DCO is on if it is used as a source for MCLK, HSMCLK, or SMCLK and clock is requested, otherwise it is disabled. 1b = DCO is on.				
	22	DCORES	RW	Oh	Enables the DCO external resistor mode. 0b = Internal resistor mode 1b = External resistor mode				
	21-19	Reserved	R	0h	Reserved. Always reads as 0.				
	18-16	DCORSEL	RW	1h	DCO frequency range select. Selects frequency range settings for the DCO. 000b = Nominal DCO Frequency (MHz): 1.5; Nominal DCO Frequency Range (MHz): 1 to 2 001b = Nominal DCO Frequency (MHz): 3; Nominal DCO Frequency Range (MHz): 2 to 4 010b = Nominal DCO Frequency (MHz): 6; Nominal DCO Frequency Range				
Default F	Power	r-on State			(MHz): 4 to 8 011b = Nominal DCO Frequency (MHz): 12; Nominal DCO Frequency Range (MHz): 8 to 16				
DCO – or	n, 3M	Hz clock			100b = Nominal DCO Frequency (MHz): 24; Nominal DCO Frequency Range (MHz): 16 to 32				
					101b = Nominal DCO Frequency (MHz): 48; Nominal DCO Frequency Range (MHz): 32 to 64 110b to 111b = Nominal DCO Frequency (MHz): Reserveddefaults to 1.5 when selected; Nominal DCO Frequency Range (MHz): Reserveddefaults to 1 to 2 when selected.				
	15-13	Reserved	R	0h	Reserved. Always reads as 0.				
	12-10	Reserved	RW	0h	Reserved. Must be written as zero.				
	9-0	DCOTUNE	RW	Oh	DCO frequency tuning select. 2s complement representation. Value represents an offset from the calibrated center frequency for the range selected by the DCORSEL bits.				

Table 5-4. CSCTL0 Register Description

- MSP432 Clock System Registers
 - Control Register 1

31	30	29	28	27	26	25	24
Reserved		DIVS		Reserved		DIVA	
r-0	rw-0	rw-0	rw-0	r-0	rw-0	rw-0	rw-0
23	22	21	20	19	18	17	16
Reserved		DIVHS		Reserved		DIVM	
r-0	rw-0	rw-0	rw-0	r-0	rw-0	rw-0	rw-0
15	14	13	12	11	10	9	8
Reserved	Rese	erved	SELB	Reserved		SELA	
r-0	r-0	r-0	rw-0	r-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
Reserved		SELS		Reserved		SELM	
r-0	rw-0	rw-1	rw-1	r-0	rw-0	rw-1	rw-1

Figure 5-7. CSCTL1 Register

MSP432 Clock System Registers

Control Register 1

Bit	Field	Туре	Reset	Description	
31	Reserved	R	Oh	Reserved. Always reads as 0.	
30-28	DIVS	RW	Oh	SMCLK source divider. 000b = f(SMCLK)/1 001b = f(SMCLK)/2 010b = f(SMCLK)/4 011b = f(SMCLK)/8 100b = f(SMCLK)/16 101b = f(SMCLK)/32 110b = f(SMCLK)/64 111b = f(SMCLK)/128	
27	Reserved	R	Oh	Reserved. Always reads as 0.	
26-24	DIVA	RW	Oh	ACLK source divider. 000b = f(ACLK)/1 001b = f(ACLK)/2 010b = f(ACLK)/2 010b = f(ACLK)/8 100b = f(ACLK)/16 101b = f(ACLK)/32 110b = f(ACLK)/64 111b = f(ACLK)/128	Clock Dividers
23	Reserved	R	Oh	Reserved. Always reads as 0.	
22-20	DIVHS	RW	Oh	HSMCLK source divider. 000b = f(HSMCLK)/1 001b = f(HSMCLK)/2 010b = f(HSMCLK)/2 010b = f(HSMCLK)/8 100b = f(HSMCLK)/16 101b = f(HSMCLK)/32 110b = f(HSMCLK)/64 111b = f(HSMCLK)/128	
19	Reserved	R	Oh	Reserved. Always reads as 0.	
18-16	DIVM	RW	Oh	MCLK source divider. 000b = f(MCLK)/1 001b = f(MCLK)/2 010b = f(MCLK)/4 011b = f(MCLK)/8 100b = f(MCLK)/16 101b = f(MCLK)/32 110b = f(MCLK)/84 111b = f(MCLK)/128	

15

Table 5.5. CSCTI 4 Degister Description

MSP432 Clock System Registers

• Control Register 1

Bit	Field	Туре	Reset	Description	
12	SELB	RW	Oh	Selects the BCLK source. Ob = LFXTCLK 1b = REFOCLK	mere a l
11	Reserved	R	Oh	Reserved. Always reads as 0.	
10-8	SELA	RW	Oh	Selects the ACLK source. 000b = LFXTCLK 001b = VLOCLK 010b = REFOCLK 011b-111b = Reserved for future use. Defaults to REFOCLK. Not recommended for use to ensure future compatibilities.	
7	Reserved	R	Oh	Reserved. Always reads as 0.	
6-4	SELS	RW	3h	Selects the SMCLK and HSMCLK source. 000b = LFXTCLK 001b = VLOCLK 010b = REFOCLK 011b = DCOCLK 100b = MODOSC 101b = HFXTCLK 110b-111b = Reserved for future use. Defaults to DCOCLK. Not recommended for use to ensure future compatibilities.	<mark>Selectors</mark>
3	Reserved	R	Oh	Reserved. Always reads as 0.	
2-0	SELM	RW	3h	Selects the MCLK source. 000b = LFXTCLK 001b = VLOCLK 010b = REFOCLK 011b = DCOCLK 100b = MODOSC 101b = HFXTCLK 110b-111b = Reserved for future use. Defaults to DCOCLK. Not recommended for use to ensure future compatibilities.	

- MSP432 Clock System Registers
 - Control Register 2

31	30	29	28	27	26	25	24
		Rese	erved			HFXTBYPASS	HFXT_EN
r-0	r-0	r-0	r-0	r-0	r-0	rw-0	rw-0
23	22	21	20	19	18	17	16
Reserved		HFXTFREQ		Rese	erved	Reserved	HFXTDRIVE
r-0	rw-0	rw-0	rw-0	r-0	rw-0	rw-0	rw-1
15	14	13	12	11	10	9	8
		Rese	erved			LFXTBYPASS	LFXT_EN
r-0	r-0	r-0	r-0	r-0	r-0	rw-0	rw-0
7	6	5	4	3	2	1	0
Reserved			Reserved			LFXT	ORIVE
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1	rw-1

Figure 5-8. CSCTL2 Register

MSP432 Clock System Registers

Control Register 2

Table 5-6. CSCTL2 Register Description

Bit	Field	Туре	Reset	Description		
31-26	Reserved	R	Oh	Reserved. Always reads as 0.		ng table of the
25	HFXTBYPASS	RW	Oh	HFXT bypass select. 0b = HFXT sourced by external crystal. 1b = HFXT sourced by external square wave.		
24	HFXT_EN	RW	Oh	Turns on the HFXT oscillator regardless if used as a clock reso Ob = HFXT is on if it is used as a source for MCLK, HSMCLK, selected via the port selection and not in bypass mode of opera 1b = HFXT is on if HFXT is selected via the port selection and H bypass mode of operation.	urce. or SMCLK and is tion. HFXT is not in	
23	Reserved	R	0h	Reserved. Always reads as 0.		
22-20	HFXTFREQ	RW	Oh	HFXT frequency selection. These bits must be set to the approp based on the frequency of the crystal connected. These bits are HFXT bypass mode of operation. 000b = 1 MHz to 4 MHz 001b = >4 MHz to 8 MHz 010b = >8 MHz to 16 MHz 011b = >16 MHz to 24 MHz 100b = >24 MHz to 32 MHz 101b = >32 MHz to 40 MHz 110b = >40 MHz to 48 MHz 111b = Reserved for future use.	priate value e don't care in the	onfiguration
19	Reserved	R	Oh	Reserved. Always reads as 0.		
18-17	Reserved	RW	Oh	Reserved.		
16	HFXTDRIVE	RW	1h	HFXT oscillator drive selection. Reset value is 1h when HFXT a when HFXT not available. This bit is a don't care in the HFXT b operation. 0b = To be used for HFXTFREQ setting 000b 1b = To be used for HFXTFREQ settings 001b to 110b	available, and Oh ypass mode of	
15-10	Reserved	R	Oh	Reserved. Always reads as 0.		

- MSP432 Clock System Registers
 - Control Register 2

Bit	Field	Туре	Reset	Description			
9	LFXTBYPASS	RW	Oh	LFXT bypass select. 0b = LFXT sourced by external crystal. 1b = LFXT sourced by external square wave.			
8	LFXT_EN	RW	Oh	Turns on the LFXT oscillator regardless if used as a clock resource. 0b = LFXT is on if it is used as a source for ACLK, MCLK, HSMCLK, or SMCLK and is selected via the port selection and not in bypass mode of operation. 1b = LFXT is on if LFXT is selected via the port selection and LFXT is not in bypass mode of operation.			
7	Reserved	RW	Oh	Reserved. Must be written as zero.			
6-3	Reserved	RW	Oh	Reserved. Must be written as zero.	LFXT Configuratio		
2	Reserved	RW	Oh	Reserved.			
1-0	LFXTDRIVE	RW	3h	The LFXT oscillator current can be adjusted to its drive needs. Oh = Lowest drive strength and current consumption LFXT oscillator. 1h = Increased drive strength LFXT oscillator. 2h = Increased drive strength LFXT oscillator. 3h = Maximum drive strength and maximum current consumption LFXT oscillator.			

MSP432 Clock System Registers

• Control Register 3

Figure 5-9. CSCTL3 Register											
31	30	29	28	27	26	25	24				
	Reserved										
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
23	22	21	20	19	18	17	16				
Reserved											
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
15	14	13	12	11	10	9	8				
			Re	served							
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
7	6	5	4	3	2	1	0				
FCNTHF_EN	RECNTHE	FCN	THF	FCNTLF_EN	RFCNTLF	FCN	NTLF				
rw-(1)	w-0	rw-(1)	rw-(1)	rw-(1)	w-0	rw-(1)	rw-(1)				

Table 5-7. CSCTL3 Register Description

Bit	Field	Туре	Reset	Description
31-8	Reserved	R	Oh	Reserved. Always reads as 0.
7	FCNTHF_EN	RW	1h	Enable start fault counter for HFXT. 0b = Startup fault counter disabled. Counter is cleared. 1b = Startup fault counter enabled
6	RFCNTHF	w	Oh	Reset start fault counter for HFXT. Write 1 only. Self clears once written. 0b = Not applicable. Always reads as zero due to self clearing. 1b = Restarts the counter immediately.
5-4	FCNTHF	RW	3h	Start flag counter for HFXT. Selects number of HFXT cycles before HFXTIFG can be cleared. 00b = 2048 cycles 01b = 4098 cycles 10b = 8192 cycles 11b = 16384 cycles
3	FCNTLF_EN	RW	1h	Enable start fault counter for LFXT. 0b = Startup fault counter disabled. Counter is cleared. 1b = Startup fault counter enabled
2	RFCNTLF	w	Oh	Reset start fault counter for LFXT. Write 1 only. Self clears once written. 0b = Not applicable. Always reads as zero due to self clearing. 1b = Restarts the counter immediately.
0-1	FCNTLF	RW	3h	Start flag counter for LFXT. Selects number of LFXT cycles before LFXTIFG can be cleared. 00b = 4096 cycles 01b = 8192 cycles 10b = 16384 cycles 11b = 32768 cycles

- MSP432 Clock System Registers
 - Enable Register

Figure 5-10. CSCLKEN Register

31	30	29	28	27	26	25	24
			Res	served			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
23	22	21	20	19	18	17	16
			Res	served			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
15	14	13	12	11	10	9	8
REFOFSEL		Res	erved		MODOSC_EN	REFO_EN	VLO_EN
rw-0	r-0	r-0	r-0	r-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
Reserved		Reserved		SMCLK_EN	HSMCLK_EN	MCLK_EN	ACLK_EN
r-0	r-0	r-0	r-0	rw-1	rw-1	rw-1	rw-1

MSP432 Clock System Registers

Enable Register

Bit Field Reset Type Description 31-16 R Oh Reserved Reserved. Always reads as 0. REFORSEL 15 RW Oh Selects REFO nominal frequency. 0b = 32.768 kHz 1b = 128 kHz R 14-11 Reserved Oh Reserved. Always reads as 0. 10 MODOSC EN RW Oh Turns on the MODOSC oscillator regardless if used as a clock resource. 0b = MODOSC is on only if it is used as a source for ACLK, MCLK, HSMCLK, or SMCLK. 1b = MODOSC is on REFO EN RW Oh 9 Turns on the REFO oscillator regardless if used as a clock resource. Ob = REFO is on only if it is used as a source for ACLK, MCLK, HSMCLK, or SMCLK. 1b = REFO is on RW 8 VLO EN 0h Turns on the VLO oscillator regardless if used as a clock resource. 0b = VLO is on only if it is used as a source for ACLK, MCLK, HSMCLK, or SMCLK 1b = VLO is on 7-4 Reserved R Oh Reserved. Always reads as 0. 3 SMCLK EN RW 1h SMCLK system clock conditional request enable 0b = SMCLK disabled regardless of conditional clock requests 1b = SMCLK enabled based on any conditional clock requests. RW 2 HSMCLK EN 1h HSMCLK system clock conditional request enable Ob = HSMCLK disabled regardless of conditional clock requests 1b = HSMCLK enabled based on any conditional clock requests. MCLK EN RW 1h MCLK system clock conditional request enable Ob = MCLK disabled regardless of conditional clock requests 1b = MCLK enabled based on any conditional clock requests. 0 ACLK EN RW 1h ACLK system clock conditional request enable Ob = ACLK disabled regardless of conditional clock requests

Table 5-8. CSCLKEN Register Description

1b = ACLK enabled based on any conditional clock requests.

- MSP432 Clock System Registers
 - Status Register

31	30	29	28	27	26	25	24
	Reserved		BCLK_READY	SMCLK_READ Y	HSMCLK_REA DY	MCLK_READY	ACLK_READY
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
23	22	21	20	19	18	17	16
REFOCLK_ON	LFXTCLK_ON	VLOCLK_ON	MODCLK_ON	SMCLK_ON	HSMCLK_ON	MCLK_ON	ACLK_ON
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
15	14	13	12	11	10	9	8
			Rese	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
REFO_ON	LFXT_ON	VLO_ON	MODOSC_ON	Reserved	HFXT_ON	DCOBIAS_ON	DCO_ON
r-0	r-0	r-0	г-0	r-0	r-0	r-1	r-1

Figure 5-11. CSSTAT Register

MSP432 Clock System Registers

• Status Register

Table 5-9. CSSTAT Register Description

Bit	Field	Туре	Reset	Description
31-29	Reserved	R	Oh	Reserved. Always reads as 0.
28	BCLK_READY	R	Oh	BCLK Ready status. This bit indicates whether the clock is stable after a change in the frequency settings. 0b = Not ready 1b = Ready
27	SMCLK_READY	R	Oh	SMCLK Ready status. This bit indicates whether the clock is stable after a change in the frequency/divider settings. 0b = Not ready 1b = Ready
26	HSMCLK_READY	R	Oh	HSMCLK Ready status. This bit indicates whether the clock is stable after a change in the frequency/divider settings. 0b = Not ready 1b = Ready
25	MCLK_READY	R	Oh	MCLK Ready status. This bit indicates whether the clock is stable after a change in the frequency/divider settings. 0b = Not ready 1b = Ready
24	ACLK_READY	R	Oh	ACLK Ready status. This bit indicates whether the clock is stable after a change in the frequency/divider settings. 0b = Not ready 1b = Ready
23	REFOCLK_ON	R	Oh	REFOCLK system clock status 0b = Inactive 1b = Active
22	LFXTCLK_ON	R	Oh	LFXTCLK system clock status 0b = Inactive 1b = Active
21	VLOCLK_ON	R	Oh	VLOCLK system clock status 0b = Inactive 1b = Active
20	MODCLK_ON	R	Oh	MODCLK system clock status 0b = Inactive 1b = Active

- MSP432 Clock System Registers
 - Status Register

Bit	Field	Туре	Reset	Description
19	SMCLK_ON	R	Oh	SMCLK system clock status
				0b = Inactive
				1b = Active
18	HSMCLK_ON	R	Oh	HSMCLK system clock status
				Ob = Inactive
				1b = Active
17	MCLK_ON	R	Oh	MCLK system clock status
				Ob = Inactive
				1b = Active
16	ACLK_ON	R	Oh	ACLK system clock status
				0b = Inactive
				1b = Active
15-8	Reserved	R	Oh	Reserved. Always reads as 0.
7	REFO_ON	R	Oh	REFO status
				0b = Inactive
				1b = Active
6	LFXT_ON	R	Oh	LFXT status.
				0b = Inactive
				1b = Active
5	VLO_ON	R	Oh	VLO status
				0b = Inactive
				1b = Active
4	MODOSC_ON	R	Oh	MODOSC status
				0b = Inactive
				1b = Active
3	Reserved	R	Oh	Reserved. Always reads as 0.
2	HFXT_ON	R	Oh	HFXT status.
				0b = Inactive
				1b = Active
1	DCOBIAS_ON	R	1h	DCO bias status
				0b = Inactive
				1b = Active
0	DCO_ON	R	1h	DCO status
				0b = Inactive
				1b = Active

MSP432 Clock System Registers

• Interrupt Enable Register

			Figure 5-1	2. CSIE Regis	ster		
31	30	29	28	27	26	25	24
			Res	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
23	22	21	20	19	18	17	16
			Res	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FCNTHFIE	FCNTLFIE
r-0	r-0	r-0	r-0	r-0	r-0	rw-0	rw-0
7	6	5	4	3	2	1	0
Reserved	DCOR_OPNIE	Reserved	Reserved	Reserved	Reserved	HFXTIE	LFXTIE
r-0	rw-0	rw-0	rw-0	r-0	r-0	rw-0	rw-0

Table	5-10.	CSIE	Register	Descri	ption
-------	-------	------	----------	--------	-------

Bit	Field	Туре	Reset	Description
31-10	Reserved	R	Oh	Reserved. Always reads as 0.
9	FCNTHFIE	RW	Oh	Start fault counter interrupt enable HFXT. 0b = Interrupt disabled 1b = Interrupt enabled
8	FONTLFIE	RW	Oh	Start fault counter interrupt enable LFXT. 0b = Interrupt disabled 1b = Interrupt enabled
7	Reserved	R	Oh	Reserved. Always reads as 0.
6	DCOR_OPNIE	RW	Oh	DCO external resistor open circuit fault flag interrupt enable. 0b = Interrupt disabled 1b = Interrupt enabled
5	Reserved	RW	Oh	Reserved.
4	Reserved	RW	Oh	Reserved.
3	Reserved	R	Oh	Reserved. Always reads as 0.
2	Reserved	R	Oh	Reserved. Always reads as 0.
1	HFXTIE	RW	Oh	HFXT oscillator fault flag interrupt enable. 0b = Interrupt disabled 1b = Interrupt enabled
0	LFXTIE	RW	Oh	LFXT oscillator fault flag interrupt enable. 0b = Interrupt disabled 1b = Interrupt enabled

- MSP432 Clock System Registers
 - Interrupt Flag Register

31 30 29 28 27 26 25 24 Reserved r-0 r-0 r-0 r-0 r-0 r-0 23 22 21 20 19 18 17 16 Reserved r-0 r-0 r-0 r-0 r-0 r-0 15 14 13 12 11 10 9 8 Reserved Reserved Reserved Reserved Reserved FCNTHFIFG FCNTLFIFG				l iguio o lo	i een e nogi			
Reserved r-0 r-0 r-0 r-0 r-0 23 22 21 20 19 18 17 16 23 22 21 20 19 18 17 16 r-0 r-0 r-0 r-0 r-0 r-0 16 r-0 r-0 r-0 r-0 r-0 r-0 16 r-10 r-0 r-0 r-0 r-0 r-0 r-0 15 14 13 12 11 10 9 8 Reserved Reserved Reserved Reserved Reserved Reserved r-0 r-0	31	30	29	28	27	26	25	24
r-0 $r-0$ $r-0$ $r-0$ $r-0$ $r-0$ 2322212019181716Reserved $r-0$ 15141312111098ReservedReservedReservedReservedReservedFCNTLFIFGFCNTLFIFG				Rese	erved			
23 22 21 20 19 18 17 16 Reserved r-0 r-0 r-0 r-0 r-0 r-0 15 14 13 12 11 10 9 8 Reserved Reserved Reserved Reserved Reserved Reserved r-0 $r \cdot 0$	r-0	r-0	r-0	r -0	r-0	r-0	r-0	r-0
Reservedr-0r-0r-0r-0r-0r-015141312111098ReservedReservedReservedReservedReservedFCNTHFIFGFCNTLFIFG	23	22	21	20	19	18	17	16
r-0r-0r-0r-0r-0r-015141312111098ReservedReservedReservedReservedReservedFCNTHFIFGFCNTLFIFGr 0r 0r 0r 0r 0r 0r 0r 0				Rese	erved			
15 14 13 12 11 10 9 8 Reserved Reserved Reserved Reserved Reserved Reserved FCNTHFIFG FCNTLFIFG	r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
Reserved Reserved Reserved Reserved Reserved Reserved FCNTHFIFG FCNTLFIFG	15	14	13	12	11	10	9	8
	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FCNTHFIFG	FCNTLFIFG
	r-0	r-0	r-0	r -0	r-0	r-0	r-(0)	r-(0)
7 6 5 4 3 2 1 0	7	6	5	4	3	2	1	0
Reserved DCOR_OPNIF DCOR_SHTIF Reserved Reserved Reserved HFXTIFG LFXTIFG	Reserved	DCOR_OPNIF G	DCOR_SHTIF G	Reserved	Reserved	Reserved	HFXTIFG	LFXTIFG
r-0 r-(0) r-(0) r-(0) r-0 r-0 r-(0) r-(1)	r-0	r-(0)	r-(0)	r-(0)	r-0	r-0	r-(0)	r-(1)

Figure 5-13. CSIFG Register

MSP432 Clock System Registers

Interrupt Flag Register

Table 5-11. CSIFG Register Description

Bit	Field	Туре	Reset	Description
31-10	Reserved	R	Oh	Reserved. Always reads as 0.
9	FONTHFIFG	R	Oh	Start fault counter interrupt flag HFXT. If this bit is set, the FCNTIFG flag is also set. 0b = Start counter not expired. 1b = Start counter expired.
8	FCNTLFIFG	R	Oh	Start fault counter interrupt flag LFXT. If this bit is set, the FCNTIFG flag is also set. 0b = Start counter not expired. 1b = Start counter expired.
7	Reserved	R	Oh	Reserved. Always reads as 0.
6	DCOR_OPNIFG	R	Oh	DCO external resistor open circuit fault flag. DCOR_OPNIFG can be cleared via software by CLR_DCORIFG. If the fault condition still remains, DCOR_OPNIFG is set again. 0b = DCO external resistor present 1b = DCO external resistor open circuit fault
5	DCOR_SHTIFG	R	Oh	DCO external resistor short circuit fault flag. DCOR_SHTIFG can be cleared via software by CLR bit in the RSTCTL_CSRESET_CLR register. If the fault condition still remains, DCOR_SHTIFG is set again. 0b = DCO external resistor present 1b = DCO external resistor short circuit fault
4	Reserved	R	Oh	Reserved. Always reads as 0.
3	Reserved	R	Oh	Reserved. Always reads as 0.
2	Reserved	R	Oh	Reserved. Always reads as 0.
1	HFXTIFG	R	Oh	HFXT oscillator fault flag. HFXTIFG is set if a HFXT fault condition exists. HFXTIFG can be cleared via software by CLR_HFXTIFG. If the HFXT fault condition still remains, HFXTIFG is set again. 0b = No fault condition occurred after the last reset. 1b = HFXT fault. A HFXT fault occurred after the last reset.
0	LFXTIFG	R	1h	LFXT oscillator fault flag. LFXTIFG is set if a LFXT fault condition exists. LFXTIFG can be cleared via software by CLR_LFXTIFG. If the LFXT fault condition still remains, LFXTIFG is set again. 0b = No fault condition occurred after the last reset. 1b = LFXT fault. A LFXT fault occurred after the last reset.

MSP432 Clock System Registers

Clear Interrupt Flag Register

			Figure 5-14.	CSCLRIFG Re	egister		
31	30	29	28	27	26	25	24
			Res	erved			
w1	w1	w1	w1	w1	w1	w1	w1
23	22	21	20	19	18	17	16
			Res	erved			
w1	w1	w1	w1	w1	w1	w1	w1
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CLR_FCNTHFI FG	CLR_FCNTLFI FG
w1	w1	w1	w1	w1	w1	w1	w1
7	6	5	4	3	2	1	0
Reserved	CLR_DCOR_O PNIFG	Reserved	Reserved	Reserved	Reserved	CLR_HFXTIFG	CLR_LFXTIFG
w1	w1	w1	w1	w1	w1	w1	w1

Table 5-12. CSCLRIFG Register Description

Bit	Field	Туре	Reset	Description
31-10	Reserved	W	Oh	Reserved. Always reads as 0.
9	CLR_FCNTHFIFG	w	Oh	Start fault counter clear interrupt flag HFXT. Does not clear FCNTIFG. 0b = No effect 1b = Clear pending interrupt flag
8	CLR_FCNTLFIFG	w	Oh	Start fault counter clear interrupt flag LFXT. Does not clear FCNTIFG. 0b = No effect 1b = Clear pending interrupt flag
7	Reserved	W	Oh	Reserved. Always reads as 0.
6	CLR_DCOR_OPNIFG	w	Oh	Clear DCO external resistor open circuit fault interrupt flag. 0b = No effect 1b = Clear pending interrupt flag
5	Reserved	W	Oh	Reserved. Always read as 0.
4	Reserved	W	Oh	Reserved. Always read as 0.
3	Reserved	W	Oh	Reserved. Always read as 0.
2	Reserved	W	Oh	Reserved. Always reads as 0.
1	CLR_HFXTIFG	w	Oh	Clear HFXT oscillator fault interrupt flag. 0b = No effect 1b = Clear pending interrupt flag
0	CLR_LFXTIFG	w	Oh	Clear LFXT oscillator fault interrupt flag. 0b = No effect 1b = Clear pending interrupt flag

- MSP432 Clock System Registers
 - Set Interrupt Flag Register

			Figure 5-15.	CSSETIFG Re	egister		
31	30	29	28	27	26	25	24
			Res	erved			
w1	w1	w1	w1	w1	w1	w1	w1
23	22	21	20	19	18	17	16
			Res	erved			
w1	w1	w1	w1	w1	w1	w1	w1
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SET_FCNTHFI FG	SET_FCNTLFI FG
w1	w1	w1	w1	w1	w1	w1	w1
7	6	5	4	3	2	1	0
Reserved	SET_DCOR_O PNIFG	Reserved	Reserved	Reserved	Reserved	SET_HFXTIFG	SET_LFXTIFG
w1	w1	w1	w1	w1	w1	w1	w1

Table 5-13. CSSETIFG Register Description

Bit	Field	Туре	Reset	Description
31-10	Reserved	W	Oh	Reserved. Always reads as 0.
9	SET_FCNTHFIFG	w	Oh	Start fault counter set interrupt flag HFXT. 0b = No effect 1b = Set pending interrupt flag
8	SET_FCNTLFIFG	w	Oh	Start fault counter set interrupt flag LFXT. 0b = No effect 1b = Set pending interrupt flag
7	Reserved	W	Oh	Reserved. Always reads as 0.
6	SET_DCOR_OPNIFG	w	Oh	Set DCO external resistor open circuit fault interrupt flag. 0b = No effect 1b = Set pending interrupt flag
5	Reserved	W	Oh	Reserved. Always reads as 0.
4	Reserved	W	Oh	Reserved. Always reads as 0.
3	Reserved	W	Oh	Reserved. Always reads as 0.
2	Reserved	W	Oh	Reserved. Always reads as 0.
1	SET_HFXTIFG	w	Oh	Set HFXT oscillator fault interrupt flag. 0b = No effect 1b = Set pending interrupt flag
0	SET_LFXTIFG	w	Oh	Set LFXT oscillator fault interrupt flag. 0b = No effect 1b = Set pending interrupt flag

- MSP432 Clock System Registers
 - DCO Calibration Register 0

External Resistor ONLY

					i tegiotei		
31	30	29	28	27	26	25	24
		Rese	erved			DCO_FCA	L_RSEL04
r-0	r-0	r-0	r-0	r-0	r-0	rw-<0>	rw-<1>
23	22	21	20	19	18	17	16
			DCO_FCA	L_RSEL04			
rw-<0>	rw-<0>	rw-<0>	rw-<0>	rw-<0>	rw-<0>	rw-<0>	rw-<0>
15	14	13	12	11	10	9	8
			Rese	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
		Rese	erved			DCO_	TCCAL
r-0	r-0	r-0	r-0	r-0	r-0	rw-<0>	rw-<0>

Figure 5-16. CSDCOERCAL0 Register

Table 5-14. CSDCOERCAL0 Register Description

Bit	Field	Туре	Reset	Description
31-26	Reserved	R	0h	Reserved. Always reads as 0.
25-16	DCO_FCAL_RSEL04	RW	100h	DCO frequency calibration for DCO frequency range (DCORSEL) 0 to 4.
15-2	Reserved	R	0h	Reserved. Always reads as 0.
1-0	DCO_TCCAL	RW	0h	DCO Temperature compensation calibration.

- MSP432 Clock System Registers
 - DCO Calibration Register 1

External Resistor ONLY

		FI	gure 5-17. CS	DCOERCALI	Register		
31	30	29	28	27	26	25	24
			Rese	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
23	22	21	20	19	18	17	16
			Rese	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
15	14	13	12	11	10	9	8
		Rese	erved			DCO_FC/	AL_RSEL5
r-0	r-0	r-0	r-0	r-0	r-0	rw-<0>	rw-<1>
7	6	5	4	3	2	1	0
			DCO_FC/	AL_RSEL5			
rw-<0>	rw-<0>	rw-<0>	rw-<0>	rw-<0>	rw-<0>	rw-<0>	rw-<0>

Table 5-15. CSDCOERCAL1 Register Description

Bit	Field	Туре	Reset	Description
31-10	Reserved	R	Oh	Reserved. Always reads as 0.
9-0	DCO_FCAL_RSEL5	RW	100h	DCO frequency calibration for DCO frequency range (DCORSEL) 5.

- Clock System Setup
 - Default mode is DCO at 3MHz
 - Put Power System into appropriate mode
 - e.g 48MHZ operation requires VCORE1 mode
 - Configure the clock source
 - If external pins, enables
 - Configure the Clock System
 - Enter change code
 - Setup source selection
 - Setup frequency selection/dividers/interrupts
 - Setup output clocks
 - Clear the change code

- Clock System Setup
 - Configure the clock source

				CO	NTROL BITS	OR SIGNALS	; (1)		
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL1.2	PJSEL0.2	PJSEL1.3	PJSEL0.3	HFXT BYPASS	
		PJ.3 (I/O)	I: 0; 0: 1	Х	Х	0	0	х	
		N/A	0	~	~	4	×	~	
PJ.3/HFXIN	3	DVSS	1	^	^		~	^	
		HFXIN crystal mode (2)	Х	Х	х	0	1	0	
		HFXIN bypass mode (2)	Х	Х	Х	U	1	1	
						0	0	0	
		PJ.2 (I/O)	I: 0; 0: 1	0	0	1	Х		
						Х	Х	1 (3)	
						0	0		
DIDUEYOUT	1	N/A	0	see ⁽⁴⁾	see ⁽⁴⁾	1	Х	1 0	
PJ.2/HFX001	2					Х	Х	1 ⁽³⁾	
						0	0	0	
		DVSS	1	see ⁽⁴⁾	see ⁽⁴⁾	1	Х	0	
							~	1 ⁽³⁾	
		HFXOUT crystal mode (2)	Х	Х	х	0	1	0	

Table 6-82. Port PJ (PJ.2 and PJ.3) Pin Functions



// The crystal oscillator pins default to HFXT mode but the oscillator is not active
// until these pins are configured
// Port J, bits 2,3 - set to select mode 01
PJ->SEL0 |= 0x0C;
PJ->SEL1 &= ~0x0C;

- Clock System Setup
 - Configure the clock system

Bit	Field	Туре	Reset	Description
31-16	Reserved	R	Oh	Reserved. Always reads as 0.
15- 0	CSKEY	RW	A596h	Write CSKEY = xxxx_695Ah to unlock CS registers. All 16 LSBs need to be written together.
				Writing CSKEY with any other value causes CS registers to be locked and any writes to these registers are ignored, while reads are still performed. Always reads back A596h.

Table 5-3. CSKEY Register Description

// The Clock Source module requires a special value (Key) to be written to
// to change the clock source. Default DCO mode does not support 48MHz operation.
// Key is 0x695A (top bits are reserved) and loads into CSKEY
CS->KEY = 0x695A;

Clock System Setup

Configure the clock source

	1	1	1	
25	HEXTBYPASS	RW	Oh	HFXT bypass select. 0b = HFXT sourced by external crystal. 1b = HFXT sourced by external square wave.
24	HFXT_EN	RW	Oh	Turns on the HFXT oscillator regardless if used as a clock resource. 0b = HFXT is on if it is used as a source for MCLK, HSMCLK, or SMCLK and is selected via the port selection and not in bypass mode of operation. 1b = HFXT is on if HFXT is selected via the port selection and HFXT is not in bypass mode of operation.
22-20	HFXTFREQ	RW	Oh	HFXT frequency selection. These bits must be set to the appropriate value based on the frequency of the crystal connected. These bits are don't care in the HFXT bypass mode of operation. 110b = >40 MHz to 48 MHz
16	HFXTDRIVE	RW	1h	HFXT oscillator drive selection. Reset value is 1h when HFXT available, and 0h when HFXT not available. This bit is a don't care in the HFXT bypass mode of operation. 0b = To be used for HFXTFREQ setting 000b 1b = To be used for HFXTFREQ settings 001b to 110b

- Clock System Setup
 - Configure the clock source

CSIFG	1	HFXTIFG	R	Oh	HFXT oscillator fault flag. HFXTIFG is set if a HFXT fault condition exists. HFXTIFG can be cleared via software by CLR_HFXTIFG. If the HFXT fault condition still remains, HFXTIFG is set again. 0b = No fault condition occurred after the last reset. 1b = HFXT fault. A HFXT fault occurred after the last reset.
	-				
CSCLRIFG	1	CLR_HFXTIFG	w	Oh	Clear HFXT oscillator fault interrupt flag. 0b = No effect 1b = Clear pending interrupt flag

```
// Check to make sure HFXT mode is stable
// The interrupt flag is set if there is a fault (not stable)
// The flag will not clear itself so you need to clear the flag
// and re-check - flag:CSIFG bit 1 (HFXTIFG), clearFlag:CSCLRIFG bit 1 (CLR_HFXTIFG)
uint32_t HFXT_fail = 100000; // set # of attempts
while(CS->IFG & 0x00000002){
CS->CLRIFG = 0x00000002;
HFXT_fail--;
if(HFXT_fail == 0)// Attempt Failed - return 5
return -5;
} // end while
```

Clock System Setup Configure the clock outputs

Bit	Field	Туре	Reset	Description
12	SELB	RW	Oh	Selects the BCLK source. Ob = LFXTCLK 1b = REFOCLK
11	Reserved	R	Oh	Reserved. Always reads as 0.
10-8	SELA	RW	Oh	Selects the ACLK source. 000b = LFXTCK 001b = VLOCLK 010b = REFOCLK 010b = REFOCLK 011b = Reserved for future use. Defaults to REFOCLK. Not recommended for use to ensure future compatibilities.
7	Reserved	R	Oh	Reserved. Always reads as 0.
6-4	SELS	RW	3h	Selects the SMOLK and HSMCLK source. 001b = LFXTCLK 001b = VLOCLK 011b = REPOCLK 011b = PEPOCLK 011b = PEPOCLK 101b = HFXTCLK 101b = HFXTCLK 101b = HFXTCLK 101b = HFXTCLK
3	Reserved	R	Oh	Reserved. Always reads as 0.
2-0	SELM	RW	3h	Selects the MCLK source. 000b = LFXTCK 001b = VLOCLK 011b = REPOCLK 011b = DCOCLK 101b = MCOCLK 101b = MCOCLK 101b = HFXTCLK 101b = HFXTCLK 101b = HFXTCLK 101b = HFXTCLK

Bit	Field	Туре	Reset	Description
31	Reserved	R	Oh	Reserved. Always reads as 0.
30-28	DIVS	RW	Oh	SMCLK source divider. 000b = f(SMCLK)/1 001b = f(SMCLK)/2 010b = f(SMCLK)/2 011b = f(SMCLK)/8 101b = f(SMCLK)/8 100b = f(SMCLK)/82 110b = f(SMCLK)/82 110b = f(SMCLK)/84 111b = f(SMCLK)/128
27	Reserved	R	Oh	Reserved. Always reads as 0.
26-24	DIVA	RW	Oh	ACLK source divider. 000b = f(ACLK)/1 001b = f(ACLK)/2 010b = f(ACLK)/2 010b = f(ACLK)/4 011b = f(ACLK)/8 100b = f(ACLK)/16 101b = f(ACLK)/32 110b = f(ACLK)/32 110b = f(ACLK)/128
23	Reserved	R	Oh	Reserved. Always reads as 0.
22-20	DIVHS	RW	Oh	HSMCLK source divider. 000b = f(HSMCLK)/1 001b = f(HSMCLK)/2 010b = f(HSMCLK)/8 010b = f(HSMCLK)/8 100b = f(HSMCLK)/16 101b = f(HSMCLK)/16 101b = f(HSMCLK)/84 111b = f(HSMCLK)/128
19	Reserved	R	Oh	Reserved. Always reads as 0.
18-16	DIVM	RW	Oh	MCLK source divider. 000b = f(MCLK)/1 001b = f(MCLK)/2 010b = f(MCLK)/2 011b = f(MCLK)/8 101b = f(MCLK)/8 100b = f(MCLK)/82 101b = f(MCLK)/82 110b = f(MCLK)/84 111b = f(MCLK)/84

```
// Configure the system clocks (CSCTL1)
//
// MCLK --> HFXTCLK - bits 2:0 = 101
// SMCLK/HSMCLK --> HFXTCLK - bits 6:4 = 101
// ACLK --> REFOCLK - bits 10:8 = 010
// BCLK --> REFOCLK - bit 12 = 1
// MCLK /1 - bits 18:16 = 000
// HSMCLK /2 - bits 22:20 = 001 (max allowed is 24MHz)
// ACLK /1 - bits 26:24 = 000
// SMCLK /4 - bits 30:28 = 010 (max allowed is 12MHz
// x010 x000 x001 x000 x001 x010 x101 x101
CS->CTL1 = 0x20101255;// direct write
```

EE 2920

- Clock System Setup
 - Configure the clock outputs

// Clock mode change is complete
// Clear the change key to prevent unintended changes
CS->KEY = 0;

Clock System Setup

Check the clock system

Figure 5-11. CSSTAT Register										
31	30	29	28	27	26	25	24			
	Reserved		BCLK_READY	SMCLK_READ Y	HSMCLK_REA DY	MCLK_READY	ACLK_READY			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0			
23	22	21	20	19	18	17	16			
REFOCLK_ON	LFXTCLK_ON	VLOCLK_ON	MODCLK_ON	SMCLK_ON	HSMCLK_ON	MCLK_ON	ACLK_ON			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0			
15	14	13	12	11	10	9	8			
			Rese	erved						
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0			
7	6	5	4	3	2	1	0			
REFO_ON	LFXT_ON	VLO_ON	MODOSC_ON	Reserved	HFXT_ON	DCOBIAS_ON	DCO_ON			
r-0	r-0	r-0	r-0	r-0	r-0	r-1	r-1			

© ti

EE 2920

- Clock System Setup
 - Check the clock system 48MHz with divide by 8
 - ACLK 32.768KHz (REFOCLK)

🕅 Sir	ngle	🕨 Run	Mo	de:	Repeated	l •	Auto	•	Source:	Channel	1	▼ Conditio	n: 🚽 Rising	▼ L	e
V	Do	ne	C1 C2	3000 samp	oles at 10	0 MHz 2017-	06-06 10	0:01:23.5	14 🍭 🚞	🛞 Y	Measur	ements		₽×	Ī
5					1						🔶 Ad	id. 🗕 - 🕅	Edit : Show.	•	
4	[Name	Value	^	
3											C1	Frequency	32.762177 kHz		
2	 														
1															
-1															
-2															
-3															
-4	4														
-5															
X -	25 us	-	15 us	-5	ius	5 us		15 us		25 us				~	
Manua	l Trigger	1											Discover	y2 SN:2103	2

- Clock System Setup
 - Check the clock system 48MHz with divide by 8
 - MCLK 6MHz (HFXTCLK)



- Clock System Setup
 - Check the clock system 48MHz with divide by 8
 - HSMCLK 3MHz (HFXTCLK/2)



- Clock System Setup
 - Check the clock system 48MHz with divide by 8
 - SMCLK 1.5MHz (HFXTCLK/4)

🕅 Single	e 🕨 Rur	n Mode:	Repeated	▼ Auto	▼ Source:	Channel	1	▼ Condition	n: 🚽 Rising	▼ Lev
v	Done	C1 C2 8000 s	amples at 100 M	Hz 2017-06-06 1	0:06:40.379 🍭 🕹	🗂 🛞 🗡	Measure	ments		₽×
5						-	🔶 Add		Edit : Show -	
4 -								Name	Value	^
3				/~			C1	Frequency	1.501641 MHz	
						·····				
			<mark>-</mark>		4					
) 🕨		L <u>A</u>			<u>N</u>					
·1 -										
						-				
2										
-3 .										
4										
.5										
X -500	ns	-300 ns	-100 ns	100 ns	300 ns	500 ns				~
Manual Tr	riaaer								Discoverv2	SN:210321