## EE 2920

Dr. Johnson

## Midterm Exam

No calculators, notes, ...

NAME:\_\_\_\_\_

1 - Write each of the following numbers using the designated represent	ation you
must show your work .	10pts
2 - Evaluate each of the following expressions	10pts
3 – Provide the value of a,b,c after executing the following code snippits evaluate each problem individually	s. 10pts
4 – Given the following memory map – evaluate each item	10pts
5 - Provide the final values after executing the following code snippit	15pts
6 – Write a snippit of code I/O	20pts
7 - Clock setup, code question	15pts
8 - Given a x bit D/A	10pts

Table 5-5. CSCTL1 Register Description

Bit	Field	Туре	Reset	Description					Ī								ĺ
31	Reserved	R	Oh	Reserved. Always reads as 0.													
30-28	DIVS	RW	Oh	SMCLK source divider. 000b = f(SMCLK)/1 001b = f(SMCLK)/2 010b = f(SMCLK)/4 011b = f(SMCLK)/8 100b = f(SMCLK)/16			λO	Γ		_							_
				101b = f(SMCLK)/32 110b = f(SMCLK)/64 111b = f(SMCLK)/128	_	24	ACLK_READY	오	16	ACLK ON	운	8		오	0	DCO_ON	**
27	Reserved	R	Oh	Reserved. Always reads as 0.	_			-			-					Н	
26-24	DIVA	RW	Oh	ACLK source divider. 000b = f(ACLK)/1 001b = f(ACLK)/2 010b = f(ACLK)/4 011b = f(ACLK)/8 100b = f(ACLK)/16		25	MCLK_READY	오	17	MCLK ON	5	6		2	1	DCOBIAS_ON	•
	_			101b = f(ACLK)/32 110b = f(ACLK)/64 111b = f(ACLK)/128	- <u>-</u>	26	HSMCLK_REA DY	오	18	HSMCLK_ON	2	10		F0	2	HFXT_ON	
23	Reserved	R	Oh	Reserved. Always reads as 0.	_ <u>\$</u>		E S			HS						┸	
22-20	DIVHS	RW	Oh	HSMCLK source divider. 000b = f(HSMCLK)/1 001b = f(HSMCLK)/2 010b = f(HSMCLK)/4 011b = f(HSMCLK)/8 100b = f(HSMCLK)/16	CSSTAT Registe	27	SMCLK_READ	오	19	SMCLK_ON	운	11	rved	오	3	Reserved	9
				101b = f(HSMCLK)/32 110b = f(HSMCLK)/64 111b = f(HSMCLK)/128	ure 5-11.	28	READY	오	20	MODCLK_ON	5	12	Reserved	F-0	4	MODOSC_ON	
19 18-16	Reserved	R	0h	Reserved. Always reads as 0.	Fig		BCLK			9						ğ	
10-10				MCLK source divider.  000b = f(MCLK)/1  001b = f(MCLK)/2  010b = f(MCLK)/4  011b = f(MCLK)/4  100b = f(MCLK)/16  101b = f(MCLK)/16		29		오	21	VLOCLK ON	오	13		L-0	5	NO_ON	0-1
				110b = f(MCLK)/64 111b = f(MCLK)/128	-	30	Reserved	오	22	LFXTCLK_ON	- 2	14		r-0	9	LFXT_ON	9
Bit	Field	Type	Reset	Description			œ			LFX						۳	
12	SELB	RW	0h	Selects the BCLK source.  0b = LFXTCLK  1b = REFOCLK						K ON						NO.	
11	Reserved	R	0h 0h	Reserved. Always reads as 0.		31		오	23	REFOCLK	문	15		근	7	REFO	5
				Selects the ACLK source.  000b = LFXTCLK  001b = VLOCLK  010b = REFOCLK  011b-111b = Reserved for future for use to ensure future compatit	use.	. De	faults	to F	REF	_	LK.	Not	rec	omi	men		
7	Reserved	R	Oh	Reserved. Always reads as 0.													_
6-4	SELS	RW	3h	Selects the SMCLK and HSMCL 000b = LFXTCLK 001b = VLOCLK 010b = REFOCLK 010b = DCOCLK 100b = MODOSC 101b = HFXTCLK 110b-111b = Reserved for future for use to ensure future compatit	lise	De		to D	occ	OCL	K. N	Not 1	reco	emm	end	ed	
3	Reserved	R	Oh	Reserved. Always reads as 0.		-											-
2-0	SELM	RW	3h	Selects the MCLK source.  000b = LFXTCLK 001b = VLOCLK 010b = REFOCLK 010b = MCDOSC 100b = MODOSC 101b = HFXTCLK 110b-111b = Reserved for future for use to ensure future compatit	use	. De	faults	to E	occ	CL	K. N	Not	reco	omm	end	ed	

Table 2-25. NVIC Registers

	Offset	Acronym	Register Name	Туре	Reset
Г	100h	ISER0	Irq 0 to 31 Set Enable Register	read-write	00000000h
	104h	ISER1	Irq 32 to 63 Set Enable Register	read-write	00000000h
Г	180h	ICER0	Irq 0 to 31 Clear Enable Register	read-write	00000000h
Г	184h	ICER1	Irq 32 to 63 Clear Enable Register	read-write	00000000h
$\Box$	JUUP	ICDDA	Ira O to 24 Cat Dandina Dagistar	road write	UUUUUUUU

NVIC->ISER[0]
...
NVIC->ICER[0]
...
NVIC->ISPR[0]
...
NVIC->ICPR[0]
...
NVIC->IABR[0]
...
NVIC->IP[0]

NVIC INTERRUPT INPUT	SOURCE	FLAGS IN SOURC	NVIC->IF[0]
INTISR[25]	Timer32_INT1	Timer32 Interrupt for Timer1	
INTISR[26]	Timer32_INT2	Timer32 Interrupt for Timer2	NVIC->IP[63]
INTISR[27]	Timer32_INTC	Timer32 Combined Interrupt	
INTISR[28]	AES256	AESRDYIFG	
INTISR[29]	RTC_C	OFIFG, RDYIFG, TEVIFG, AIFG, RT0PSIFG, RT1I	PSIFG
INTISR[30]	DMA_ERR	DMA error interrupt	
INTISR[31]	DMA_INT3	DMA completion interrupt3	AND DESCRIPTION OF THE PERSON NAMED IN
INTISR[32]	DMA_INT2	DMA completion interrupt2	306305
INTISR[33]	DMA_INT1	DMA completion interrupt1	2 2 2 2 2 2
INTISR[34]	DMA_INTO <sup>(3)</sup>	DMA completion interrupt0	90000
INTISR[35]	I/O Port P1	P1IFG.x (x = 0 through 7)	66666
INTISR[36]	I/O Port P2	P2IFG.x (x = 0 through 7)	
INTISR[37]	I/O Port P3	P3IFG.x (x = 0 through 7)	993399
INTISR[38]	I/O Port P4	P4IFG.x (x = 0 through 7)	500.0

P5IFG.x (x = 0 through 7) P6IFG.x (x = 0 through 7)

Px->DS – Drive Strength Register "0" for regular strength, "1" for high drive strength Px->SEL0, Px->SEL1

I/O Port P5

I/O Port P6

Mode Select Register

INTISR[39]

INTISR[40]

INTISR[41]

	PxSEL1	PxSEL0	I/O Function
	0	0	General purpose I/O is selected
0 1		1	Primary module function is selected
	1	0	Secondary module function is selected
	1 1		Tertiary module function is selected

Px->IE – Interrupt Enable Register "1" for enable

Px->IES – Interrupt Edge Select Register "0" for low → high, "1" for high → low

Px->IFG – Interrupt Flag Register
Set to "1" on selected edge transition
Px->IV – Interrupt Vector Register

## C – Operator Precedence

recedence	Operator	Description	Associativity
	++	Suffix/postfix increment and decrement	Left-to-right
	0	Function call	
	0	Array subscripting	
1	-	Structure and union member access	
	->	Structure and union member access through pointer	
	(type){list}	Compound literal(C99)	
	++	Prefix increment and decrement	Right-to-left
	+-	Unary plus and minus	
	! ~	Logical NOT and bitwise NOT	
	(type)	Type cast	
2	*	Indirection (dereference)	
	&	Address-of	
	sizeof	Size-of	
	_Alignof	Alignment requirement(C11)	
3	* / %	Multiplication, division, and remainder	Left-to-right
4	+-	Addition and subtraction	
5	<< >>	Bitwise left shift and right shift	
6	< <=	For relational operators < and ≤ respectively	
6	>>=	For relational operators > and ≥ respectively	
7	== !=	For relational = and ≠ respectively	
8	&	Bitwise AND	
9	۸	Bitwise XOR (exclusive or)	
10	I	Bitwise OR (inclusive or)	
11	&&	Logical AND	
12	11	Logical OR	
13	?:	Ternary conditional	Right-to-Left
14	=	Simple assignment	
	+= -=	Assignment by sum and difference	
	*= /= %=	Assignment by product, quotient, and remainder	
	<<=>>=	Assignment by bitwise left shift and right shift	
	&= ^=  =	Assignment by bitwise AND, XOR, and OR	
15	,	Comma	Left-to-right