



Packaging

Last updated 6/17/19

Packaging




- Chip Resistor



ANATOMY OF A HIGH RELIABILITY THICK FILM CHIP RESISTOR


Packaging

- Chip Capacitor




System Design

- Chip Inductor





Structure and manufacturing process of multilayer chip inductor






Packaging

- Die Bond Pad
Lead Frame



Packaging

- Die Bond Pad



Packaging

- Die Bond Pad

video



Packaging

- TO – Transistor Outline




Packaging

- PDIP – Plastic Dual Inline Package





Packaging

- SOT – Standard Outline Transistor




Packaging

- SSOP – Shrink Small Outline




Packaging

- TSOP – Thin Small Outline




Packaging

- TQFP – Thin Quad Flat




Packaging

- PLCC – Plastic Leaded Chip Carrier




Packaging

- Ball Grid Array (BGA)




PBGA Cross Section





Packaging

- Ball Grid Array (BGA)

PBGA Standard Package Offering:




PBGA (Qualified L2AA/260°C)
2 / 4 / 6 Layer
4-Layer with 1oz (35 μ m) Internal Cu Planes
Single or Multi-Die



Packaging


- Flip Chip BGA/CSP (Chip Scale Package)




Packaging

- Stacked CSP

Stacked CSP Cross Section
2 Die on 2-Layer Laminate Structure




Stacked CSP Cross Section
2+1 Die on 4-Layer Laminate Structure





Packaging

- Flip Chip Stacked




Packaging

- Package on Package (PoP)




Packaging

- Wafer level CSP





CSPnl – Bump on Redistribution



CSPnl – Bump on Repassivation



Packaging

- Stacked Package




Packaging

- SiP – System in Package




Packaging

- SiP – System in Package



Packaging

- Silicon Through Vias





Packaging

- Micro-Electro-Mechanical Device




Packaging

- SMT Carriers




Packaging

- Power Dissipation
 - Power dissipated in a part that is not provided to some load is converted into heat
 - Electrical Analogy
 - Temp (ΔT) \leftrightarrow Voltage
 - Heat Flow (Q) \leftrightarrow Current
 - Thermal Resistance (θ) \leftrightarrow Electrical Resistance
 - Where Q corresponds to power dissipated



Packaging

- Power Dissipation



A regulator has a $\theta = 50^\circ\text{C/W}$

If it dissipates 1W in an area where the ambient temperature is 27°C

Its temperature will be: $T_{\text{part}} = (P_d \times \theta) + T_A =$
 $(1\text{W} \times 50^\circ\text{C/W}) + 27^\circ\text{C} = 77^\circ\text{C}$

Packaging


- Power Dissipation

- Semiconductor devices are typically characterized by two thermal resistances

- θ_{JC} – thermal resistance from the junction to the case
- θ_{CA} – thermal resistance from the case to the ambient


- Since most users do not care about the intermediate temperature

- Often combined to be θ_{JA}
- e.g. $\theta_{JC} = 60^\circ\text{C/W}$, $\theta_{CA} = 180^\circ\text{C/W} \rightarrow \theta_{JA} = 240^\circ\text{C/W}$



Packaging

- Power Dissipation



A regulator has a $\theta_{JA} = 240^\circ\text{C/W}$ and a $T_{J\text{Max}} = 150^\circ\text{C}$

If it dissipates 1W in an area where the ambient temperature is 27°C

Its junction temperature will be: $T_J = (P_D \times \theta_{JA}) + T_A =$
 $(1\text{W} \times 240^\circ\text{C/W}) + 27^\circ\text{C} = 267^\circ\text{C}$

Packaging

- Power Dissipation

- We can't impact the θ_{JC} but we can impact θ_{CA}

- Attach a heat sink

- Heat Sink

- By increasing the air–heat interface area heat sinks allow more heat to be dissipated faster


- Reduce the effective thermal resistance



$$\theta_{CA} = 15 \text{ } ^\circ\text{C/W}$$

Packaging

- Power Dissipation



A regulator has: $\theta_{JC} = 60^\circ\text{C/W}$, $\theta_{CA} = 180^\circ\text{C/W}$ and $T_{J\text{Max}} = 150^\circ\text{C}$
A heat sink is attached with $\theta_{CA} = 15^\circ\text{C/W}$

If it dissipates 1W in an area where the ambient temperature is 27°C

Its junction temperature will be: $T_J = (P_D \times (\theta_{JC} + \theta_{CA})) + T_A =$
 $(1\text{W} \times (60^\circ\text{C/W} + 15^\circ\text{C/W})) + 27^\circ\text{C} = 102^\circ\text{C}$