Last updated 7/8/19

MSP432 Power Systems



© tj

- MSP432 Power System
 - Power Supply System
 - 1.62V to 3.7V
 - Power status
 - Internal Core voltage generation
 - Allows for performance variations
 - Power Control Manager
 - Provides the necessary voltages to meet performance requirements
 - Collects inputs from various parts of the processor
 - Direct changes to power mode
 - Wake-up and interrupt events
 - Reset events
 - Debug



- MSP432 Power System
 - Supplies
 - VCC (DVCC)
 - External
 - Primary chip supply voltage
 - Supplies the I/Os and VCORE regulator
 - VCORE
 - Internal programmable
 - Integrated voltage regulator to generate core voltage
 - Supplies the CPU, memories, and digital modules,
 - AVCC
 - External
 - Supplies the analog modules

- MSP432 Power System
 - Supply Voltage Supervisor/Monitor High Side (SVSMH)
 - High Side Input to the chip Vcc
 - Detects when the high side voltage drops below an acceptable level
 - Level required to maintain performance (clock frequency)
 - Supervisor mode causes reset
 - Monitor mode sets interrupt flag



© ti

- MSP432 Power System
 - Supply Voltage Supervisor/Monitor High Side (SVSMH)
 - SVMHOUT indicates the state of the monitor
 - SVSMH Thresholds
 - Vcc rising threshold
 - Vcc falling threshold



Figure 6-2. Supply Voltage Failure and Resulting PSS Action

- MSP432 Power System
 - Registers

Table 6-1. PSS Registers

Offset	Acronym	Register Name	Section
00h	PSSKEY	Key Register	Section 6.3.1
04h	PSSCTL0	Control 0 Register	Section 6.3.2
34h	PSSIE	Interrupt Enable Register	Section 6.3.3
38h	PSSIFG	Interrupt Flag Register	Section 6.3.4
3Ch	PSSCLRIFG	Clear Interrupt Flag Register	Section 6.3.5

P33-2KE1
 PSS->CLRIFG

- MSP432 Power System
 - Key Register

			Figure 6-4.	PSSKEY Reg	ister		
31	30	29	28	27	26	25	24
			Res	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
23	22	21	20	19	18	17	16
			Res	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
15	14	13	12	11	10	9	8
			PSS	SKEY			
rw-1	rw-0	rw-1	rw-0	rw-0	rw-1	rw-0	rw-1
7	6	5	4	3	2	1	0
			PSS	SKEY			
rw-1	rw-0	rw-0	rw-1	rw-0	rw-1	rw-1	rw-0

Table 6-2. PSSKEY Register Description

Bit	Field	Туре	Reset	Description
31-16	Reserved	R	0h	Reserved. Always read 0.
15-0	PSSKEY	RW	A596h	PSS key. Always read as A596h. Must be written with 695Ah to unlock the PSS registers for writing. Any other write value locks the PSS registers. Note: Registers can be read even when locked.

- MSP432 Power System
 - Control Register

			Figure 6-5.	PSSCTL0 Reg	gister			
31	30	29	28	27	26	25	24	
			Res	erved				
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0	
23	22	21	20	19	18	17	16	
			Res	erved				
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0	
15	14	13	12	11	10	9	8	
Rese	erved	Rese	rved	Reserved	DCDC_FORCE	Reserved		
r-0	r-0	rw-1	rw-0	r-0	rw-0	r-0	r-0	
7	6	5	4	3	2	1	0	
SVMHOUTPOL AL	SVMHOE		SVSMHTH		SVSMHS	SVSMHLP	SVSMHOFF	
rw-0	rw-0	rw-0 ⁽¹⁾	rw-0 ⁽¹⁾	rw-0 ⁽¹⁾	rw-0	rw-0 ⁽¹⁾	rw-0 ⁽¹⁾	

EE 2920

- MSP432 Power System
 - Control Register

Bit	Field	Туре	Reset	Description
31-14	Reserved	R	Oh	Reserved. Always reads as 0.
13-12	Reserved	RW	2h	Internal configuration. Changing this may cause device to reset during core voltage level transitions.
11	Reserved	R	0h	Reserved. Always reads as 0.
10	DCDC_FORCE	RW	0h	Force DC-DC regulator operation. Refer to Power Control Manager (PCM) chapter for details about this feature.
				0b = DC-DC regulator operation not forced. Automatic fail-safe mechanism switches the core voltage regulator from DC-DC to LDO when the supply voltage falls below the minimum supply voltage necessary for DC-DC operation.
				1b = DC-DC regulator operation forced. Automatic fail-safe mechanism is disabled and device continues to operate out of DC-DC regulator.
9-8	Reserved	R	0h	Reserved. Always reads as 0.
7	SVMHOUTPOLAL	RW	0h	SVMHOUT pin polarity active low. 0b = SVMHOUT is active high. An error condition is signaled by a 1 at the SVMHOUT pin. 1b = SVMHOUT is active low. An error condition is signaled by a 0 at the SVMHOUT pin.
6	SVMHOE	RW	0h	SVSM high-side output enable 0b = SVSMHIFG bit is not output. 1b = SVSMHIFG bit is output to the device SVMHOUT pin. The device-specific port logic must be configured accordingly.
5-3	SVSMHTH	RW	Oh	SVSM high-side reset voltage level. If DVCC falls short of the SVSMH voltage level selected by SVSMHTH, a reset is triggered (if SVSMHOFF = 0 and SVSMHS = 0) or interrupt is triggered (if SVSMHOFF = 0 and SVSMHS = 1). The voltage levels are defined in the device-specific data sheet.

Table 6-3. PSSCTL0 Register Description

- MSP432 Power System
 - Control Register SVSMHTH values

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
	SVSM _H current consumption, low-power mode	SVSMHOFF = 0, SVSMHLP = 1		200	400	nA		
ISVSMH SVSM _H current consumption, high-performance mode		SVSMHOFF = 0, SVSMHLP = 0		7	10	μΑ		
		$\label{eq:svsmhoff} \begin{array}{l} {\rm SVSMHOFF} = 0, {\rm SVSMHLP} = 0, {\rm SVSMHTH} = 0, \\ {\rm DC} \left({\rm dDV}_{\rm CC} / {\rm dt} < 1 {\rm V/s} \right) \end{array}$	1.59	1.64	1.71			
		$\label{eq:svsmhoff} \begin{array}{l} \text{SVSMHOFF} = 0, \text{SVSMHLP} = 0, \text{SVSMHTH} = 1, \\ \text{DC} (\text{dDV}_{\text{CC}}/\text{dt} < 1\text{V/s}) \end{array}$	1.59	1.64	1.71			
		$\label{eq:svsmhoff} \begin{array}{l} \text{SVSMHOFF} = 0, \text{SVSMHLP} = 0, \text{SVSMHTH} = 2, \\ \text{DC} \left(\text{dDV}_{\text{CC}} / \text{dt} < 1 \text{V/s} \right) \end{array}$	1.59	1.64	1.71			
V	SVSM _H threshold level during	$VSMHOFF = 0$, $VSMHLP = 0$, $VSMHTH = 3$, $DC (dDV_{CC}/dt < 1V/s)$	2.0	2.06	2.12	V		
V SVSMH-,HP	(falling DV _{CC})	VSMHOFF = 0, $VSMHLP = 0$, $VSMHTH = 4$, DC ($dDV_{CC}/dt < 1V/s$)	2.2	2.26	2.32	v		
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 5, DC ($dDV_{CC}/dt < 1V/s$)	2.4	2.47	2.54			
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 6, DC (dDV _{CC} /dt < 1V/s) 2.7 2.7						
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 7, DC ($dDV_{CC}/dt < 1V/s$)	2.9	3.0	3.1			
		SVSMHOFF = 0, $SVSMHLP = 0$, $SVSMHTH = 0$, DC ($dDV_{CC}/dt < 1V/s$)	1.6	1.66	1.71			
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 1, DC ($dDV_{CC}/dt < 1V/s$)	1.6	1.66	1.71			
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 2, DC (dDV _{CC} /dt < 1V/s)	1.6	1.66	1.71			
V	SVSM _H threshold leve, high-	SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 3, DC (dDV _{CC} /dt < 1V/s)	2.02	2.07	2.14			
V _{SVSMH+,} HP	DV _{CC})	VSMHOFF = 0, $VSMHLP = 0$, $VSMHTH = 4$, DC ($dDV_{CC}/dt < 1V/s$)	2.22	2.27	2.34	V		
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 5, DC ($dDV_{CC}/dt < 1V/s$)	2.42	2.48	2.56			
		SVSMHOFF = 0, $SVSMHLP = 0$, $SVSMHTH = 6$, DC ($dDV_{CC}/dt < 1V/s$)	2.72	2.8	2.9			
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 7, DC $(dDV_{cc}/dt < 1V/s)$	2.92	3.01	3.12			

- MSP432 Power System
 - Control Register

Bit	Field	Туре	Reset	Description
2	SVSMHS	RW	Oh	Supply supervisor or monitor selection for the high-side 0b = Configure as SVSH 1b = Configure as SVMH
1	SVSMHLP	RW	Oh	 SVSM high-side low power normal performance mode 0b = Full performance mode. See the device-specific data sheet for response times. 1b = Low power normal performance mode in LPM3, LPM4, and LPMx.5, full performance in all other modes. See the device-specific data sheet for response times.
0	SVSMHOFF	RW	Oh	SVSM high-side off 0b = The SVSMH is on. 1b = The SVSMH is off. Note: If the SVSMH is kept disabled in Active Mode, and is enabled before entering a low power mode of the device (LPM3/LPM4/LPMx.5) care should be taken that sufficient time has elapsed since enabling of the module until entry into the device low power mode to allow for successful wakeup of SVSMH module as per 'SVSMH on/off delay time' spec in respective device datasheet. Otherwise, SVSMH may trip, causing device to get a Reset and wakeup from the Low Power Mode. Note: If the SVSMH is disabled when in LPM4.5, and the supply goes below default SVSMH limits, the device may get an SVSMH-triggered Reset if woken up while the supply is low. Note: If SVSMH is disabled by setting this bit, and immediately enabled due to RSTn pin reset within 200ns, the reset source may get elevated to a Reset High side due to insufficient power down time allowed for SVSMH.

- MSP432 Power System
 - Interrupt Enable Register

			Figure 6-6	. PSSIE Regis	ster		
31	30	29	28	27	26	25	24
			Rese	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
23	22	21	20	19	18	17	16
			Rese	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
15	14	13	12	11	10	9	8
			Rese	erved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
		Rese	erved			SVSMHIE	Reserved
rO	rO	rO	rO	rO	rO	rw-0	r-0

Table 6-4. PSSIE Register Description

Bit	Field	Туре	Reset	Description
31-2	Reserved	R	Oh	Reserved. Always read 0.
1	SVSMHIE	RW	Oh	High-side SVSM interrupt enable, when set as a monitor (SVSMHS = 1). 0b = Interrupt disabled 1b = Interrupt enabled Make sure that the SVSMHIFG bit is cleared before enabling interrupt. Otherwise an unexpected NMI may be seen due to an earlier dip in DVCC while interrupt was disabled.
0	Reserved	R	Oh	Reserved. Always read 0.

- MSP432 Power System
 - Flag Register

			Figure 6-7.	PSSIFG Regi	ister					
31	30	29	28	27	26	25	24			
			Rese	erved						
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0			
23	22	21	20	19	18	17	16			
	Reserved									
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0			
15	14	13	12	11	10	9	8			
			Rese	erved						
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0			
7	6	5	4	3	2	1	0			
		Rese	erved			SVSMHIFG	Reserved			
rO	rO	rO	Ю	rO	r-0	r-0	r-0			

Table 6-5. PSSIFG Register Description

Bit	Field	Туре	Reset	Description
31-2	Reserved	R	0h	Reserved. Always read 0.
1	SVSMHIFG	R	Oh	High-side SVSM interrupt flag. SVSMH = 0 (supervisor mode): The SVSMHIFG interrupt flag is not active. SVSMH = 1 (monitor mode): The SVSMHIFG interrupt flag is set if DVCC drops below the SVSMH power-down level and an interrupt is generated. The bit is cleared by software. 0b = No interrupt pending 1b = Interrupt due to SVSMH The interrupts generated by the PSS can be classified either as NMI or regular interrupts at the device level. For more details, refer to the system control section in the appropriate device datasheet.
0	Reserved	R	0h	Reserved. Always read 0.

- MSP432 Power System
 - Clear Flag Register

Figure 6-8. PSSCLRIFG Register											
31	30	29	28	27	26	25	24				
Reserved											
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
23	22	21	20	19	18	17	16				
			Rese	erved							
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
15	14	13	12	11	10	9	8				
			Rese	erved							
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
7	6	5	4	3	2	1	0				
		Rese	erved			CLRSVSMHIF G	Reserved				
rO	rO	rO	rO	rO	rO	w-0	r-0				

Table 6-6. PSSCLRIFG Register Description

Bit	Field	Туре	Reset	Description
31-2	Reserved	R	Oh	Reserved. Always read 0.
1	CLRSVSMHIFG	w	Oh	SVSMH clear interrupt flag 0b = No effect 1b = Clear pending interrupt flag
0	Reserved	R	0h	Reserved. Always read 0.

- MSP432 Power Control Manager
 - Provides the necessary voltages to meet performance requirements
 - Collects inputs from various parts of the processor
 - Direct changes to power mode
 - Wake-up and interrupt events
 - Reset events
 - Debug



© ti

- MSP432 Power Control Manager
 - Controls the VCORE regulator
 - Provide minimum voltage necessary to meet performance requirements
 - MSP432 has 2 choices for the regulator
 - Linear regulator(LDO)
 - Few parts, less efficient
 - Default mode
 - DCDC
 - More parts, more efficient

- MSP432 Power Control Manager
 - Power Modes Active Mode (AM)
 - CPU can be active
 - 2 VCORE levels, 3 modes each
 - VCORE1 highest VCORE level
 - Supports clock frequencies up to 48MHz
 - VCORE 0 lower VCORE level
 - Supports clock frequencies up to 24MHz
 - LDO mode
 - DCDC mode
 - LF mode
 - Clock frequency limited to 128KHz

- MSP432 Power Control Manager
 - Power Modes Active Mode (AM)
 - AM_LDO_VCORE0
 - AM_LDO_VCORE1
 - AM_DCDC_VCORE0
 - AM_DCDC_VCORE1
 - AM_LF_VCORE0
 - AM_LF_VCORE1

- MSP432 Power Control Manager
 - Power Modes Low Power Mode (LPM)
 - LPMO
 - Processor is halted
 - All peripherals, memories, registers, I/Os enabled
 - Accessible from any of the Active Modes
 - LPM3, LPM4
 - Processor is halted
 - Memories, registers and I/Os retained
 - Accessible only when operating at 32KHz
 - LPM3 only RTC and WDT enabled
 - LPM4 no peripherals enabled

- MSP432 Power Control Manager
 - Power Modes Low Power Mode (LPM)
 - LPM3.5
 - Processor halted
 - RTC and WDT enabled
 - All other peripherals disabled and registers NOT retained
 - SRAM not retained
 - I/Os latched
 - LPM4.5
 - VCORE shut off no internal power
 - Nothing retained except I/Os

MSP432 Power Control Manager



MSP432 Power Control Manager

Table 7-1. Power Modes Summary

Power Mode	Operating State	Features and Application Constraints
		LDO or DC-DC regulator based active modes at core voltage level 0.
	AM_LDO_VCORED	CPU is active and full peripheral functionality is available.
		CPU and DMA maximum operating frequency is 24 MHz.
		Peripherals maximum input clock frequency is 12 MHz.
	AM_DCDC_VCORED	All low and high-frequency clock sources can be active.
		Flash memory and all enabled SRAM banks are active.
		LDO or DC-DC regulator based active modes at core voltage level 1.
	AM_LDO_VCORE1	CPU is active and full peripheral functionality is available.
		CPU and DMA maximum operating frequency is 48 MHz.
Active Mede		Peripherais maximum input clock frequency is 24 MHz.
(Run Mode)	AM_DCDC_VCORE1	All low and high-frequency clock sources can be active.
. ,		Flash memory and all enabled SRAM banks are active.
		LDO based low-frequency active modes at core voltage level 0 or 1.
	AN LE VOORED	CPU is active and full peripheral functionality is available.
	AM_LF_VCORED	CPU, DMA and peripherals maximum operating frequency is 128 kHz.
		Only low-frequency clock sources (LFXT, REFO, and VLO) can be active.
		All high-frequency clock sources need to be disabled by application.
	AM_LF_VCORE1	Flash memory and all enabled SRAM banks are active.
		Flash erase/program operations and SRAM bank enable or retention enable configuration changes must not be performed by application.
		DC-DC regulator can not be used.
	LIDMO LIDO VICOREO	LDO or DC-DC regulator based operating modes at core voltage level 0.
	LPMU_LDO_VCOREU	CPU is inactive but full peripheral functionality is available.
		DMA maximum operating frequency is 24 MHz. Peripherals maximum input clock frequency is 12 MHz.
	LPM0_DCDC_VCORE0	All low and high-frequency clock sources can be active.
		Flash memory and all enabled SRAM banks are active.
		LDO or DC-DC regulator based operating modes at core voltage level 1.
	LPMU_LDO_VCORE1	CPU is inactive but full peripheral functionality is available.
		DMA maximum operating frequency is 48 MHz. Peripherals maximum input clock frequency is 24 MHz.
LPMO	LPM0_DCDC_VCORE1	All low and high-frequency clock sources can be active.
(Sleep)		Flash memory and all enabled SRAM banks are active.
		LDO based low-frequency operating modes at core voltage level 0 or 1.
		CPU is inactive but full peripheral functionality is available.
	LPM0_LF_VCORED	DMA and peripherals maximum operating frequency is 128 kHz.
		Only low-frequency clock sources (LFXT, REFO, and VLO) can be active.
		All high-frequency clock sources need to be disabled by application.
		Flash memory and all enabled SRAM banks are active.
	LPM0_LF_VCORE1	Flash erase/program operations and SRAM bank enable or retention enable configuration changes must not be performed by application.
		DC-DC regulator can not be used

Table 7-1. Power Modes Summary (continued) Power Mode **Operating State** Features and Application Constraints LDO based operating modes at core voltage level 0 or 1. CPU is inactive and peripheral functionality is reduced. Only RTC and WDT modules can be functional with maximum input clock LDO_VCORED frequency of 32.768 kHz. All other peripherals and retention enabled SRAM banks are kept under state retention power gating. LPM3 Flash memory is disabled. SRAM banks not configured for retention are (Deep Sleep) disabled. Only low-frequency clock sources (LFXT, REFO, and VLO) can be active. LDO_VCORE1 All high-frequency clock sources are disabled. Device I/O pin states are latched and retained. DC-DC regulator can not be used. LDO based operating modes at core voltage level 0 or 1. Achieved by entering LPM3 with RTC and WDT modules disabled. LDO_VCORED CPU is inactive with no peripheral functionality. All peripherals and retention enabled SRAM banks are kept under state retention power gating. LPM4 (Deep Sleep) Flash memory is disabled. SRAM banks not configured for retention are disabled All low and high-frequency clock sources are disabled. LDO VCORE1 Device I/O pin states are latched and retained. DC-DC regulator can not be used. LDO based operating mode at core voltage level 0. Only RTC and WDT modules can be functional with maximum input clock frequency of 32.768 kHz. CPU and all other peripherals are powered down. Only Bank-0 of SRAM is under data retention. All other SRAM banks and flash LPM3.5 LDO VCORED memory are powered down. (Stop or Shut Down) Only low-frequency clock sources (LFXT, REFO, and VLO) can be active. All high-frequency clock sources are disabled. Device I/O pin states are latched and retained. DC-DC regulator can not be used. Core voltage is turned off. CPU, flash memory, all SRAM banks, and all peripherals are powered down. LPM4.5 VCORE_OFF (Stop or Shut Down) All low and high-frequency clock sources are powered down. Device I/O pin states are latched and retained.

23

MSP432 Power Control Manager

Peripheral	Wake-up Source	LPM0	LPM3	LPM4	LPM3.5	LPM4.5
eUSCI_A	Any enabled interrupt	Yes	-	-	-	-
eUSCI_B	Any enabled interrupt	Yes	-	-	-	-
Timer_A	Any enabled interrupt	Yes	-	-	-	_
Timer32	Any enabled interrupt	Yes	-	-	-	-
Comparator_E	Any enabled interrupt	Yes	-	-	-	-
ADC14	Any enabled interrupt	Yes	-	-	-	-
AES256	Any enabled interrupt	Yes	-	-	-	-
DMA	Any enabled interrupt	Yes	-	-	-	-
Clock System (CS)	Any enabled interrupt	Yes	-	-	-	-
Power Control Manager (PCM)	Any enabled interrupt	Yes	-	-	-	-
FLCTL	Any enabled interrupt	Yes	-	-	-	-
WDT_A in Watchdog Mode ⁽¹⁾	Watchdog driven reset	Yes	-	-	-	-
RTC_C	Any enabled interrupt ⁽²⁾	Yes	Yes	-	Yes	-
WDT_A in Interval Timer Mode	Enabled interrupt	Yes	Yes	-	Yes	-
I/O Ports	Any enabled interrupt	Yes	Yes	Yes	Yes	Yes
NMI at Device Pin ⁽³⁾	External NMI event	Yes	Yes	Yes	-	-
SVSMH in Monitor Mode (PSS) ⁽⁴⁾	Enabled interrupt	Yes	Yes	Yes	-	-
Debugger Power up Request	SYSPWRUPREQ event	-	Yes	Yes	Yes	Yes
Debugger Reset Request	DBGRSTREQ event ⁽⁵⁾⁽⁶⁾	Yes	Yes	Yes	Yes	Yes
RSTn at Device Pin	External reset event (5)(6)	Yes	Yes	Yes	Yes	Yes
SVSMH in Supervisor Mode (PSS)	SVSMH driven reset (5)(6)	Yes	Yes	Yes	Yes	Yes
Power Cycle	Power on/off ⁽⁵⁾⁽⁶⁾	Yes	Yes	Yes	Yes	Yes

Table 7-8. Wake-up Sources from Low Power Modes

- MSP432 Power Control Manager
 - PCM Registers

Table 7-9. PCM Registers

Offset	Acronym	Register Name	Туре	Reset	Section
00h	PCMCTL0	Control 0 Register	Read/write	A5960000h	Section 7.24.1
04h	PCMCTL1	Control 1 Register	Read/write	A5960000h	Section 7.24.2
08h	PCMIE	Interrupt Enable register	Read/write	0000000h	Section 7.24.3
0Ch	PCMIFG	Interrupt Flag Register	Read	0000000h	Section 7.24.4
10h	PCMCLRIFG	Clear Interrupt Flag Register	Write	0000000h	Section 7.24.5

- MSP432 Power Control Manager
 - PCM Control Register 0

31	30	29	28	27	26	25	24					
PCMKEY												
rw-1	rw-0	rw-1	rw-0	rw-0	rw-1	rw-0	rw-1					
23	22	21	20	19	18	17	16					
	PCMKEY											
rw-1	rw-0	rw-0	rw-1	rw-0	rw-1	rw-1	rw-0					
15	14	13	12	11	10	9	8					
F	Reserved			С	PM							
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0					
7	6	5	4	3	2	1	0					
	LP	MR			AN	IR						
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0					

Figure 7-8. PCMCTL0 Register

MSP432 Power Control Manager

PCM Control Register 0

Bit Field		Туре	Reset	Description
31-16 PCMK	EY	RW	A596h	PCM key. Must write proper key to allow write access to PMR. Any incorrect key does not allow PMR to be written, and the power change request is not generated. Write PCMKEY = 695A_xxxxh to unlock for write access. Always reads back A596h. This is a word-accessible register. Any other type of access (half-word or byte access) is ignored by the PCM.
15-14 Reser	red	R	Oh	Reserved. Always read as 0.
13-8 CPM		R	0h	Current Power Mode. These bits reflect the current power mode and are updated when the power mode request completes. 0h = AM_LDO_VCORE0. LDO based Active Mode at Core voltage setting 0. 1h = AM_LDO_VCORE1. LDO based Active Mode at Core voltage setting 1. 2h = Reserved 3h = Reserved 4h = AM_DCDC_VCORE0. DC-DC based Active Mode at Core voltage setting 0. 5h = AM_DCDC_VCORE1. DC-DC based Active Mode at Core voltage setting 1. 6h = Reserved 7h = Reserved 8h = AM_LF_VCORE0. Low-Frequency Active Mode at Core voltage setting 0. 9h = AM_LF_VCORE1. Low-Frequency Active Mode at Core voltage setting 1. Ah-Fh = Reserved 10h = LPM0_LDO_VCORE0. LDO based LPM0 at Core voltage setting 0. 11h = LPM0_LDO_VCORE1. LDO based LPM0 at Core voltage setting 1. 12h = Reserved 13h = Reserved 14h = LPM0_DCDC_VCORE1. DC-DC based LPM0 at Core voltage setting 1. 12h = Reserved 13h = Reserved 14h = LPM0_DCDC_VCORE1. DC-DC based LPM0 at Core voltage setting 1. 16h = Reserved 17h = Reserved 17h = Reserved 17h = Reserved 18h = LPM0_LF_VCORE0. Low-frequency LPM0 at Core voltage setting 0. 19h = LPM0_LF_VCORE1. Low-frequency LPM0 at Core voltage setting 1. 16h = Reserved 17h = Reserved 18h = LPM0_LF_VCORE1. Low-frequency LPM0 at Core voltage setting 0. 19h = LPM0_LF_VCORE1. Low-frequency LPM0 at Core voltage setting 1. 1Ah-3Fh = Reserved.

Table 7-10. PCMCTL0 Register Description

- MSP432 Power Control Manager
 - PCM Control Register 0

Bit	Field	Туре	Reset	Description
7-4	LPMR	RW	Oh	Low Power Mode Request. Used to request low power modes LPM3, LPM3.5, and LPM4.5. These bits can only be modified while PMR_BUSY = 0 of the PCMCTL1.
				0h = LPM3. Core voltage setting is similar to the mode from which LPM3 is entered.
				1h-9h = Reserved ⁽¹⁾
				Ah = LPM3.5. Core voltage setting 0.
				Bh = Reserved. ⁽¹⁾
				Ch = LPM4.5
				Dh-Fh = Reserved ⁽¹⁾
3-0	AMR	RW	Oh	Active Mode Request. Used to request active modes. These bits can only be modified while PMR_BUSY = 0 of the PCMCTL1.
				0h = AM_LDO_VCORE0. LDO based Active Mode at Core voltage setting 0.
				1h = AM_LDO_VCORE1. LDO based Active Mode at Core voltage setting 1. 2h-3h = Reserved ⁽²⁾
				4h = AM_DCDC_VCORE0. DC-DC based Active Mode at Core voltage setting 0.
				5h = AM_DCDC_VCORE1. DC-DC based Active Mode at Core voltage setting 1. 6h-7h = Reserved ⁽²⁾
				8h = AM_LF_VCORE0. Low-Frequency Active Mode at Core voltage setting 0.
				9h = AM_LF_VCORE1. Low-Frequency Active Mode at Core voltage setting 1.
				Ah-Fh = Reserved ⁽²⁾

- MSP432 Power Control Manager
 - PCM Control Register 1

Figure 7-5. PONICILI Register												
30	29	28	27	26	25	24						
PCMKEY												
rw-0	rw-1	rw-0	rw-0	rw-1	rw-0	rw-1						
22	21	20	19	18	17	16						
PCMKEY												
rw-0	rw-0	rw-1	rw-0	rw-1	rw-1	rw-0						
14	13	12	11	10	9	8						
		Reserved				PMR_BUSY						
r-0	r-0	r-0	r-0	r-0	r-0	r-0						
6	5	4	3	2	1	0						
	Reserved			FORCE_LPM_ ENTRY	LOCKBKUP	LOCKLPM5						
r-0	r-0	r-0	r-0	rw-0	rw-(0)	rw-(0)						
	30 rw-0 22 rw-0 14 r-0 6 r-0	30 29 rw-0 rw-1 22 21 rw-0 rw-0 14 13 r-0 r-0 6 5 Reserved r-0 r-0	30 29 28 PCM rw-0 rw-1 rw-0 22 21 20 PCM rw-0 rw-1 rw-0 rw-0 rw-1 rw-0 rw-0 rw-1 14 13 12 Reserved r-0 r-0 f 5 4 Reserved r-0 r-0	30 29 28 27 PCMKEY rw-0 rw-0 rw-0 rw-0 22 21 20 19 PCMKEY PCMKEY PCMKEY rw-0 rw-0 rw-0 19 rw-0 rw-0 rw-0 19 rw-0 rw-1 rw-0 19 rw-0 rw-0 rw-0 11 Reserved r-0 r-0 10 r-0 r-0 r-0 10 r-0 r-0 r-0 r-0	30 29 28 27 26 PCMKEY PCMKEY </td <td>30 29 28 27 26 25 PCMKEY PCMKEY PCMKEY rw-0 rw-1 rw-0 rw-1 rw-1</td>	30 29 28 27 26 25 PCMKEY PCMKEY PCMKEY rw-0 rw-1 rw-0 rw-1 rw-1						

- MSP432 Power Control Manager
 - PCM Control Register 1

Bit	Field	Туре	Reset	Description
31-16	PCMKEY	RW	A596h	PCM key. Must write proper key to allow write access to PCMCTL1. Any incorrect key does not allow PCMCTL1 to be written, and the write is ignored. Write PCMKEY = 695A_xxxxh to unlock for write access. Always reads back A596h. This is a word-accessible register. Any other type of access (half-word or byte access) is ignored by the PCM.
15-9	Reserved	R	Oh	Reserved. Reads back 0.
8	PMR_BUSY	R	Oh	Power mode request busy flag. This flag is set while a power change request is being processed. The flag is cleared when the request has completed. Writes to the PCMCTL0 or Clock System registers are ignored while PMR_BUSY = 1. Reads to the PCMCTL0 or Clock System registers are possible while PMR_BUSY = 1.
7-3	Reserved	R	Oh	Reserved. Reads back 0.
2	FORCE_LPM_ENTRY	RW	Oh	Bit selection for the application to determine whether the entry into LPM3/LPMx.5 should be forced even if there are active system clocks running which do not meet the LPM3/LPMx.5 criteria. This bit by itself does not cause a LPM3/LPMx.5 by itself, but is a pre-requisite before the CPU executes WFI. This bit needs to be programmed prior to LPMR bits in PCMCTL0 register. 0b = PCM aborts LPM3 or LPMx.5 transition if the active clock configuration does not meet the LPM3 or LPMx.5 entry criteria. PCM generates the LPM_INVALID_CLK flag on abort to LPM3 or LPMx.5 entry. 1b = PCM enters LPM3 or LPMx.5 after shutting off the clocks forcefully. The application must make sure that the RTC and WDT are clocked using BCLK tree to keep these modules active in LPM3 in LPM3.5. In LPM4.5, all clocks are turned off and the core voltage is turned off.

Table 7-11. PCMCTL1 Register Description

- MSP432 Power Control Manager
 - PCM Control Register 1

Bit	Field	Туре	Reset	Description
Ĩ	LÕČKBRUP	ŔŴ	Ōĥ	Lock Backup. After this bit is set, it can be cleared only by the application or by a power cycle. This bit is automatically set upon LPM3.5 entry. The application cannot set this bit. In the write mode, this bit should always be written with a value of 0 to clear it. Writing a value of 1 has no effect on the system and these writes are ignored. Ob = Backup domain configuration defaults to reset condition. 1b = Backup domain configuration remains locked during LPM3.5 entry and exit.
0	LOCKLPM5	RW	Oh	Lock LPM5. When this bit is set, it can be cleared only by the application or by a power cycle. This bit is automatically set upon LPM3.5 or LPM4.5 entry. The application cannot set this bit. In the write mode, this bit should always be written with a value of 0 to clear it. Writing a value of 1 has no effect on the system and these writes are ignored. 0b = LPMx.5 configuration defaults to reset condition. 1b = LPMx.5 configuration remains locked during LPMx.5 entry and exit.

- MSP432 Power Control Manager
 - PCM Interrupt Enable Register

Figure 7-10. PCMIE Register											
31	30	29	28	27	26	25	24				
Reserved											
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
23	22	21	20	19	18	17	16				
			Rese	rved							
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
15	14	13	12	11	10	9	8				
			Reserved								
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0				
7	6	5	4	3	2	1	0				
Reserved	DCDC_ERROR _IE		Reserved		AM_INVALID_T R_IE	LPM_INVALID_ CLK_IE	LPM_INVALID_ TR_IE				
r-0	rw-0	r-0	r-0	r-0	rw-0	rw-0	rw-0				

Table 7-12. PCMIE Register Description

Bit	Field	Туре	Reset	Description
31-7	Reserved	R	Oh	Reserved. Reads back 0.
6	DCDC_ERROR_IE	RW	Oh	DC-DC error interrupt enable. Setting this bit enables an interrupt/NMI when DC-DC operation cannot be achieved or maintained. 0b = Disabled 1b = Enabled
5-3	Reserved	R	Oh	Reserved. Reads back 0.
2	AM_INVALID_TR_IE	RW	Oh	Active mode invalid transition interrupt enable. Setting this bit enables an interrupt/NMI on an invalid transition setting during an active power mode request. 0b = Disabled 1b = Enabled
1	LPM_INVALID_CLK_IE	RW	Oh	LPM invalid clock interrupt enable. Setting this bit enables an interrupt/NMI on an invalid clock setting during a LPM3/LPMx.5 transition from an active mode when FORCE_LPM_ENTRY = 0. This bit has not effect when FORCE_LPM_ENTRY = 1. 0b = Disabled 1b = Enabled
0	LPM_INVALID_TR_IE	RW	Oh	LPM invalid transition interrupt enable. Setting this bit enables an interrupt/NMI on an invalid transition from Active Mode to LPM3 (LPMx.5 all transitions are allowed). 0b = Disabled 1b = Enabled

- MSP432 Power Control Manager
 - PCM Interrupt Flag Register

			Figure 7-11.	PCMIFG Re	egister		
31	30	29	28	27	26	25	24
			Rese	rved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
23	22	21	20	19	18	17	16
			Rese	rved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
15	14	13	12	11	10	9	8
			Rese	rved			
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0
7	6	5	4	3	2	1	0
Reserved	DCDC_ERROR _IFG		Reserved		AM_INVALID_T R_IFG	LPM_INVALID_ CLK_IFG	LPM_INVALID_ TR_IFG
r-0	r-0	r-0	r-0	r-0	r-0	r-0	r-0

Table 7-13. PCMIFG Register Description

Bit	Field	Туре	Reset	Description
31-7	Reserved	R	Oh	Reserved. Reads back 0.
6	DCDC_ERROR_IFG	R	Oh	DC-DC error flag. This flag is set if DC-DC operation cannot be achieved or maintained. Flag remains set until cleared by software.
5-3	Reserved	R	Oh	Reserved. Reads back 0.
2	AM_INVALID_TR_IFG	R	Oh	Active mode invalid transition flag. This flag is set if the active mode request is an invalid transition. Flag remains set until cleared by software.
1	LPM_INVALID_CLK_I FG	R	Oh	LPM invalid clock flag. This flag is set if the LPM request is invalid due to a clock request active before the LPM3/LPMx.5 entry while the FORCE_LPM_ENTRY = 0. Flag remains set until cleared by software.
0	LPM_INVALID_TR_IF G	R	Oh	LPM invalid transition flag. This flag is set if the requested Active Mode to LPM3 transition is invalid. Flag remains set until cleared by software.

- MSP432 Power Control Manager
 - PCM Interrupt Clear Flag Register

			Figure 7-12. F	CMCLRIFG R	egister		
31	30	29	28	27	26	25	24
			Res	erved			
w1	w1	w1	w1	w1	w1	w1	w1
23	22	21	20	19	18	17	16
			Res	erved			
w1	w1	w1	w1	w1	w1	w1	w1
15	14	13	12	11	10	9	8
			Res	erved			
w1	w1	w1	w1	w1	w1	w1	w1
7	6	5	4	3	2	1	0
Reserved	CLR_DCDC_E RROR_IFG		Reserved		CLR_AM_INVA LID_TR_IFG	CLR_LPM_INV ALID_CLK_IFG	CLR_LPM_INV ALID_TR_IFG
w1	w1	w1	w1	w1	w1	w1	w1

Table 7-14. PCMCLRIFG Register Description

Bit	Field	Туре	Reset	Description
31-7	Reserved	W	Oh	Reserved. Write 1 only. Reads back 0.
6	CLR_DCDC_ERROR_IFG	w	Oh	Clear DC-DC error flag. 0b = No effect 1b = Clear flag
5-3	Reserved	W	Oh	Reserved. Write 1 only. Reads back 0.
2	CLR_AM_INVALID_TR_IFG	w	Oh	Clear active mode invalid transition flag. 0b = No effect 1b = Clear flag
1	CLR_LPM_INVALID_CLK_IF G	w	Oh	Clear LPM invalid clock flag. 0b = No effect 1b = Clear flag
0	CLR_LPM_INVALID_TR_IFG	w	Oh	Clear LPM invalid transition flag. 0b = No effect 1b = Clear flag

- MSP432 Power Control Manager
 - Programming Example
 - Change power mode

Make sure Power control Module is inactive
 Write the key and desired state into the control register
 Check to see if transition is complete
 Check to make sure correct new mode is set
 Clear the change key – prevent unintended changes

- MSP432 Power Control Manager
 - Programming Example
 - set Active, LDO, Vcore 1 modes

```
// Power mode cannot be changed until the Power Control Module (PCM)
// is not active. Status is held in PCMCTL1 register bit 8 (PMR_BUSY)
// Power mode can be changed when this bit is zero (idle)
// Wait for PMR to be idle
```

```
uint32_t PMR_fail = 100000; // set # of attempts
while(PCM->CTL1 & 0x00000100){
    PMR_fail--;
    if(PMR_fail == 0)// Attempt Failed - no changes made - return 1
        return -1;
} // end while
```

	8	PMR_BUSY	R	Oh	Power mode request busy flag. This flag is set while a power change request is being processed. The flag is cleared when the request has completed. Writes to the PCMCTL0 or Clock System registers are ignored while PMR_BUSY = 1. Reads to the PCMCTL0 or Clock System registers are possible while PMR_BUSY = 1.
1					

- MSP432 Power Control Manager
 - Programming Example
 - set Active, LDO, Vcore 1 modes

// The Power Control Module requires a special value (Key) to be written to
// to change the power mode. Default mode does not support 48MHz operation.
// Key is 0x695A_xxxx and loads into PCMCTL0

// Simultaneously set the PCM to active mode, LDO Vcore 1 (highest voltage)
// to support 48MHz operation - PCMCTL0, bit 0 = high

// Force 0's in key force 1's in key force mode to 1
PCM->CTL0 = (PCM->CTL0 & ~0xFFFF000F) | 0x695A0000 | 0x00000001;

3-0	AMR	RW	0h	Active Mode Request. Used to request active modes. These bits can only be modified while PMR_BUSY = 0 of the PCMCTL1. 0h = AM_LDO_VCORE0. LDO based Active Mode at Core voltage setting 0. 1h = AM_LDO_VCORE1. DO based Active Mode at Core voltage setting 1. 2h-3h = Reserved ⁽²⁾	
				4h = AM_DCDC_VCORE0. DC-DC based Active Mode at Core voltage setting 0. 5h = AM_DCDC_VCORE1. DC-DC based Active Mode at Core voltage setting 1. 6h-7h = Reserved ⁽²⁾ 8h = AM_LF_VCORE0. Low-Frequency Active Mode at Core voltage setting 0. 9h = AM_LF_VCORE1. Low-Frequency Active Mode at Core voltage setting 1. Ah-Fh = Reserved ⁽²⁾	

11

- MSP432 Power Control Manager
 - Programming Example
 - set Active, LDO, Vcore 1 modes

// There is a flag to indicate transition to active mode is NOT valid // PCMIFG bit 2 (AM_INVALID_TR_IFG) if(PCM->IFG & 0x00000004){ PCM->CLRIFG = 0x00000004;// Attempt failed - clear flag and return 2 return -2; } // end if

Ι	Bit	Field	Туре	Reset	Description
I	31-7	Reserved	R	Oh	Reserved. Reads back 0.
	6	DCDC_ERROR_IFG	R	Oh	DC-DC error flag. This flag is set if DC-DC operation cannot be achieved or maintained. Flag remains set until cleared by software.
1	5-3	Reserved	R	Oh	Reserved. Reads back 0.
9	2	AM_INVALID_TR_IFG	R	Oh	Active mode invalid transition flag. This flag is set if the active mode request is an invalid transition. Flag remains set until cleared by software.
	1	LPM_INVALID_CLK_I FG	R	Oh	LPM invalid clock flag. This flag is set if the LPM request is invalid due to a clock request active before the LPM3/LPMx.5 entry while the FORCE_LPM_ENTRY = 0. Flag remains set until cleared by software.
	0	LPM_INVALID_TR_IF G	R	Oh	LPM invalid transition flag. This flag is set if the requested Active Mode to LPM3 transition is invalid. Flag remains set until cleared by software.

Table	7-13.	PCMIFG	Register	Description
-------	-------	--------	----------	-------------

- MSP432 Power Control Manager
 - Programming Example
 - set Active, LDO, Vcore 1 modes

```
uint32_t AM_LDO_VCORE1_fail = 500000; // set # of attempts
// Check the actual mode, and wait for AM LDO VCORE1 to be set
// Status is in PCMCTL0, AM_LDO_VCORE1 mode is 0x01 on bits 13:8
while((PCM->CTL0 & 0x00003F00) != 0x00000100){
    AM_LDO_VCORE1_fail--;
    if(AM_LDO_VCORE1_fail == 0)
        return -3;// Attempt failed - return 3
} // end while
```

13-8	СРМ	R	0h	Current Power Mode. These bits reflect the current power mode and are updated when the power mode request completes. 0h = AM_LDO_VCORE0. LDO based Active Mode at Core voltage setting 0. 1h = AM_LDO_VCORE1. DO based Active Mode at Core voltage setting 1.
				2h - Decement

- MSP432 Power Control Manager
 - Programming Example
 - set Active, LDO, Vcore 1 modes

// Power mode change is complete
// Clear the change key to prevent unintended changes
PCM->CTL1 &= ~0xFFFF0000;