## Last updated 9/16/20

#### These slides review the design for several types of counters

#### Upon completion: You should be able to design various types of counters (up/dn/signed/unsigned/mod)

© ti

- Up Counter
  - Count in binary
  - $0000 \rightarrow 0001 \rightarrow 0010 \rightarrow 0011 \rightarrow 0100 \dots 1111 \rightarrow 0000 \dots$



What's wrong with this solution

#### Counter - n bit - unsigned

```
-- counter_unsigned_n_bit.vhdl
---
-- created 2/29/17
-- tj
___
-- rev 0
               _____
-- n bit unsigned up-counter example
            _____
-- Inputs: rstb, clk
-- Outputs: cnt
               _____
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all:
entity counter_unsigned_n_bit is
  generic(
         n: natural := 4
  );
  port (
        i_clk : in std_logic;
        i_rstb : in std_logic;
        o_cnt : out std_logic_vector(n-1 downto 0)
  );
end entity;
```



Counter - n bit – unsigned – (default)



#### Counter - n bit – unsigned (6 bit version)

```
architecture testbench of counter_unsigned_n_bit_tb is
   signal CLK: std_logic;
   signal RSTB: std_logic;
   signal CNT: std_logic_vector((N - 1)| downto 0);
   constant PER: time:= 20 ns;
   -- Component prototype
   COMPONENT counter_unsigned_n_bit
      generic(
           n: natural := 4
      );
      PORT
        i_rstb : IN STD_LOGIC;
i_clk : IN STD_LOGIC;
        o_cnt : OUT STD_LOGIC_vector(n-1 downto 0)
      ):
   END COMPONENT:
   begin
   -- Device under test (DUT)
   _____
   DUT: counter_unsigned_n_bit
      generic map(
                 N => N
      port map(
```

i\_rstb => RSTB, i\_clk => CLK, o cnt => CNT

):

```
-- Clock process
clock: process -- no sensitivity list allowed
   begin
      CLK <= '0';
      wait for PER/2;
      infinite: loop
         CLK <= not CLK; wait for PER/2;
      end loop;
end process clock;
-- Reset process
reset: process -- no sensitivity list allowed
beain
   RSTB <= '0'; wait for 2*PER;
RSTB <= '1'; wait;
end process reset;
-- Run Process
-- empty
```

end architecture;

-- End test processes

-- Test processes

#### Counter - n bit – unsigned (6 bit version)





#### Mod 11 counter

```
-- counter_mod_11.vhd]
-- created 3/17/17
-- tj
-- rev 0
                _____
-- mod 11 counter example
                 _____
-- Inputs: rstb, clk
-- Outputs: cnt[3:0]
library ieee;
use ieee std_logic_1164 all;
use ieee.numeric_std.all;
entity counter_mod_11 is
   port (
        i_clk : in std_logic;
        i_rstb : in std_logic;
        o_cnt : out std_logic_vector(3 downto 0)
   ):
end entity;
```

```
architecture behavioral of counter_mod_11 is
   -- internal signals
   signal cnt_sig: unsigned(3 downto 0);
begin
   count: process(i_clk, i_rstb)
   begin
      -- reset
      if (i_rstb = '0') then
         cnt_sig <= (others => '0');
      ___
      -- rising clk edge
      elsif (rising_edge(i_clk)) then
         if (cnt_sig < 10) then
            cnt_sig <= cnt_sig + 1;</pre>
         else
            cnt_sig <= (others => '0');
         end if:
      end if:
   end process:
   -- Output logic
   o_cnt <= std_logic_vector(cnt_sig);</pre>
end behavioral;
```

• Mod 11 counter



Mod 11 counter







#### up/down signed nbit counter

13

```
-- counter_updn_signed_nb.vhdl
 --
 -- created 2/29/17
 -- ti
 ___
 -- rev 0
 -- n bit up/down signed counter example
 ___
 -- Inputs: rstb, clk, dir
 -- Outputs: cnt[n-1:0]
                  _____
 -- counts up when dir = 0
 -- counts down when dir = 1
 library ieee;
 use ieee std_logic_1164 all;
 use ieee.numeric_std.all:
entity counter_updn_signed_nb is
    generic(
             n: natural := 8
    );
    port (
          i_clk: in std_logic;
          i_rstb: in std_logic;
          i_dir:
                  in std_logic;
          o_cnt : out std_logic_vector(n-1 downto 0)
    );
 end entity;
EE 39ZI
```

```
architecture behavioral of counter_updn_signed_nb is
   -- internal signals
   signal cnt_sig: signed(n-1 downto 0);
begin
   count: process(i_clk, i_rstb)
   begin
      -- reset
      if (i_rstb = '0') then
         cnt_sig <= (others => '0');
      -- rising clk edge
      elsif (rising_edge(i_clk)) then
         if(i_dir = '0') then
            cnt_sig <= cnt_sig + 1;</pre>
         else
            cnt_sig <= cnt_sig - 1;</pre>
         end if:
      end if:
   end process;
   -- Output logic
   o_cnt <= std_logic_vector(cnt_sig);</pre>
end behavioral;
```

© ti

EE 3921

#### up/down signed nbit counter (default 8 bit)





#### up/down signed nbit counter (6 bit test)

architecture testbench of counter\_updn\_signed\_nb\_tb is signal CLK: std\_logic; signal RSTB: std\_logic; signal DIR: std\_logic; signal CNT: std\_logic\_vector((N - 1) downto 0); constant PER: time:= 20 ns; \_\_\_\_\_ -- Component prototype COMPONENT counter\_updn\_signed\_nb GENERIC ( n : NATURAL := 8 ): PORT i\_rstb : IN STD\_LOGIC; i\_clk : IN STD\_LOGIC: i\_dir : IN STD\_LOGIC; o\_cnt : OUT STD\_LOGIC\_VECTOR((n - 1) downto 0) ); END COMPONENT; begin -- Device under test (DUT) \_\_\_\_\_ DUT: counter\_updn\_signed\_nb generic map( n => N port map( i\_clk => CLK. i\_rstb => RSTB, i\_dir => DIR. o\_cnt => CNT );

```
-- Test processes
   -- Clock process
   clock: process -- no sensitivity list allowed
      begin
         CLK <= '0':
         wait for PER/2;
         infinite: loop
            CLK <= not CLK; wait for PER/2;
         end loop:
   end process clock;
   -- Reset process
   reset: process -- no sensitivity list allowed
   begin
      RSTB <= '0'; wait for 2*PER;
RSTB <= '1'; wait;
   end process reset;
   -- Run Process
   run: process -- no sensitivity list allowed
   begin
      -- initialize inputs
      DIR <= '0';
      -- run code
      wait for 68*PER;
      DIR <= '1';
      wait for 68*PER;
   end process run;
   -- End test processes
end architecture:
```



#### up/down signed nbit counter (6 bit version)





#### EE 3921