
Counter Based Finite State Machines

Last updated 5/18/20

These slides review Counter based HDL Finite State Machines

Upon completion: You should be able to design and simulate counter based FSMs


Complex FSMs






Timed FSMs

timed transitions



Timed FSMs



Timed FSMs

- Generalized approach
 - Use a timer (counter)
 - Timing based on clock cycles
 - Reset the timer when it reaches a pre-defined value
 - Check the timer before changing states

```
-- Timer
-- process(i_clk, i_rstb)
begin
-- reset
if (i_rstb = '0') then
    cnt <= (others => '0');
-- rising clk edge
elsif (rising_edge(i_clk)) then
    if(cnt < delay - 1) then
    cnt <= cnt + 1;
else
    cnt <= (others => '0');
end if;
end process;
```

Separate from the state logic

Size of cnt and delay dependent on longest delay

delay set in the output logic (state dependent)


- Timed FSMs stoplight
 - 10sec GR
 - 1sec YR
 - 14 sec RG
 - 5 sec RY


```
-- stoplight_timed_fsm.vhdl
-- created 3/30/18
-- ti
-- version 3
-- rev 0
-- Timed Stoplight
-- Inputs: rstb, clk
-- Outputs: lightsA, lightsB
-- 01->Green, 10->Yellow, 11->red
library ieee;
use ieee std_logic_1164.all;
use ieee.numeric_std.all:
entity stoplight_timed_fsm is
   generic(
                    natural := 5;     -- # of count bits
                    unsigned := "Ó1010"; -- delays
           T_GR:
           T_YR:
                    unsigned := "00001";
                    unsigned := to_unsigned(14, 5);
           T_RG:
                    unsigned := to_unsigned(5, 5)
           T RY:
   port (
                    in std_logic;
         i_clk :
         i_rstb :
                    in std_logic:
         o_lights_A : out std_logic_vector(1 downto 0);
        o_lights_B : out std_logic_vector(1 downto 0)
    );
end entity;
```

```
-- Timer
                                                  -- next state logic
  process(i_clk, i_rstb)
                                                  process(all)
   begin
                                                  begin
      -- reset
                                                     case state is
      if (i_rstb = '0') then
                                                         when GR =>
         cnt <= (others => '0');
                                                            if(cnt < T_GR - 1) then
      -- rising clk edge
                                                                state_next <= GR;</pre>
      elsif (rising_edge(i_clk)) then
                                                            else
         if(cnt < delay - 1) then
                                                                state_next <= YR;</pre>
             cnt <= cnt + 1;
                                                            end if:
         else
                                                         when YR =>
             cnt <= (others => '0');
                                                            if(cnt < T_YR - 1) then
         end if:
                                                                state_next <= YR;
      end if:
                                                            else
  end process:
                                                                state_next <= RG;</pre>
                                                            end if:
                                                         when RG =>
                                                            if(cnt < T_RG - 1) then
          Timer /
                         delay
          counter
                                                                state_next <= RG;</pre>
  cnt
                            state
                                                                state_next <= RY;</pre>
                                                            end if;
inputs
                                                         when others =>
        Next State
                     Register
                                  Output
                                             outputs
                      (D-FFs)
                                                            if(cnt < T_RY - 1) then
          Logic
                                   Logic
  M
                                                                state_next <= RY:</pre>
                                                            else
                                                                state_next <= GR;
                       clk
                                                            end if:
                                                         end case;
                                                  end process;
```

```
--
-- Register logic
--
-- process(i_clk, i_rstb)
begin
-- reset
-- if (i_rstb = '0') then
-- state <= GR;
-- rising clk edge
elsif (rising_edge(i_clk)) then
-- state <= state_next;
end if;
end process;
```

```
-- Output logic
    process(all)
    begin
       case state is
          when GR =>
             delay <= T_GR;</pre>
             o_lights_A <= green;
             o_lights_B <= red;
          when YR =>
             delay <= T_YR;</pre>
             o_lights_A <= yellow;
             o_lights_B <= red;
          when RG =>
             delay <= T_RG;</pre>
             o_lights_A <= red;
             o_lights_B <= green;
          when others =>
             delay <= T_RY:
             o_lights_A <= red;
             o_lights_B <= yellow;
          end case:
    end process;
end behavioral:
```





	Source State	Destination State	Condition
1	GR	YR	(cnt[1]).(cnt[2]).(cnt[4]) + (cnt[1]).(cnt[2]).(cnt[4]) + (cnt[1]).(cnt[4]) + (cnt[4]).(cnt[4]) + (cnt[4
2	GR	GR	(!cnt[1]).(!cnt[2]).(!cnt[4]) + (!cnt[1]).(cnt[2]).(!cnt[4]) + (cnt[1]).(!cnt[3]).(!cnt[4])
3	RG	RY	(!cnt[1]).(cnt[4]) + (cnt[1]).(!cnt[2]).(cnt[4]) + (cnt[1]).(cnt[2]).(!cnt[3]).(cnt[4]) + (cnt[1]).(cnt[2]).(cnt[3])
4	RG	RG	(!cnt[1]).(!cnt[4]) + (cnt[1]).(!cnt[2]).(!cnt[4]) + (cnt[1]).(cnt[2]).(!cnt[4])
5	RY	RY	(cnt[0]).(cnt[1]).(cnt[3]).(cnt[4]) + (cnt[0]).(cnt[1]).(cnt[2]).(cnt[3]).(cnt[4]) + (cnt[0]).(cnt[2]).(cnt[4]) + (cnt[0]).(cnt[0]) + (c
6	RY	GR	(cnt[0]).(cnt[1]).(cnt[3]).(cnt[4]) + (cnt[0]).(cnt[1]).(cnt[3]) + (cnt[0]).(cnt[1]).(cnt[2]).(cnt[3]).(cnt[4]) + (cnt[0]).(cnt[1]).(cnt[1])
7	YR	YR	(!cnt[0]).(!cnt[1]).(!cnt[2]).(!cnt[4])
8	YR	RG	(!cnt[0]).(!cnt[1]).(!cnt[2]).(!cnt[2]).(:cnt[3]).(cnt[4]) + (!cnt[0]).(!cnt[1]).(!cnt[2]).(cnt[3]) + (!cnt[0]).(!cnt[1]).(!cn

Timed FSMs – stoplight

```
T_GR: unsigned := "01010";


T_YR: unsigned := "00001";
```

T_RG: unsigned := to_unsigned(14, 5);


T_RY: unsigned := to_unsigned(5, 5)




Generalized counting FSMs



Toll booth – terrible version





```
-- toll_booth_fsm.vhdl
-- created 4/9/18
-- tj
-- rev 0
-- toll booth FSM example
-- cash handled entirely in register
-- Inputs: rstb, clk, N, D, Q, car
-- Outputs: gate
library ieee;
use ieee std_logic_1164.all;
use ieee.numeric_std.all;
entity tollbooth_fsm is
   port (
          i_clk : in std_logic;
          i_rstb : in std_logic;
         i_N : in std_logic;
i_D : in std_logic;
i_Q : in std_logic;
         i_car : in std_logic;
         o_gate : out std_logic
end entity;
```

```
cash counter
process(i_clk, i_rstb)
begin
   -- reset
   if (i_rstb = '0') then
      cash <= (others => '0');
   -- rising clk edge
   elsif (rising_edge(i_clk)) then
      if (i_N = '1') then
         cash  <=  cash + 5:
      elsif (i_D = '1') then
         cash \ll cash + 10;
      elsif (i_Q = '1') then
         cash  <=  cash + 25:
      elsif (state = Idle) then
         cash <= (others => '0');
      else
         cash <= cash;
      end if:
   end if:
end process;
```

```
inputs
                                          trigger value
                 Counter
    cnt
                          state next
                                               state
inputs
              Next State
                                    Register
                                                         Output
                                                                          → outputs
                 Logic
                                    (D-FFs)
                                                          Logic
   M/
                                       clk
```


```
-- next state logic
process(all)
begin
   case state is
       when Idle=>
          if(i_car = '1') then
              state_next <= Collect;</pre>
              state_next <= state;</pre>
          end if:
      when Collect =>
          if(cash >= 25) then
             state_next <= Gate_open;</pre>
          else
             state_next <= state:</pre>
          end if:
       when Gate_open =>
          if(i_car' = '0') then
             state_next <= Idle;</pre>
          else
             state_next <= state;</pre>
          end if:
       when others =>
          state_next <= Idle;
   end case;
end process;
```


```
-- Register logic
-- process(i_clk, i_rstb)
begin
-- reset
if (i_rstb = '0') then
state <= Idle;
-- rising clk edge
elsif (rising_edge(i_clk)) then
state <= state_next;
end if;
end process;
```

```
-- Output logic
   process(all)
   begin
      case state is
         when Idle =>
                         0';
            o_gate <=
         when Collect =>
            o_gate <=
         when Gate_open =>
            o_gate <=
         when others =>
            o_gate <=
      end case;
   end process:
end behavioral:
```

Toll booth

counter





×		Source State	Destination State	
	1	Collect	Gate_open	(cash[0]).(cash[1]).(cash[2]).(cash[5]).(cash[6]).(cash[7]) + (cash[0]).(cash[1]).(cash[2]).(cash[5]).(cash[6]) + (cash[0]).(cash[0]).(cash[1]).(cas
	2	Collect	Collect	(!cash[0]).(!cash[1]).(!cash[2]).(!cash[5]).(!cash[6]).(!cash[7]) + (!cash[0]).(!cash[1]).(cash[2]).(!cash[3]).(!cash[5]).(!cash[6]).(!cash[6]).(!cash[0])
	3	Gate_open	Idle	(!i_car)
	4	Gate_open	Gate_open	(i_car)
	5	Idle	Idle	(!i_car)
		Idle	Collect	(i_car)

• Toll Booth

