EE 3921

Dr. Johnson

Homework 1



critical path = clk to valid D input on second FF = $t_{CQ} + T_{inv} + T_{nand} + T_{inv} + T_{SU}$ = 22ps + 10ps + 17ps + 10ps + 5ps = 64ps

 \rightarrow F max = 1/64ps = 15.6GHz

20pts

2 – Word Match, Identify the <u>best</u> matching number on the left for each item on the right. (no duplicates) 10pts

- 1 Analysis and Elaboration
- 2 Analyze Current File
- 3 Analysis and Synthesis
- 4 Start Fitter
- 5 Pin Planner
- 6 RTL Viewer
- 7 Signal Tap II
- 8 Model Sim
- 9 State Machine Viewer
- 10 Chip Planner

	6	
	9	
	4	
	3	
	10	
	2	
	7	
	8	
	1	
	5	

- View Schematic
- State machine schematic/logic
- Creates the physical design
- Creates logic
- Allows access to the physical design
- Checks for syntax errors
- Debug Tool
- Simulates RTL
- Creates RTL
- Assign/view pins

3) Given the VHDL code below and the indicated inputs, provide the expected signal values 30pts

a=1, b=0, c=0, d=1 e=0110, f=1001 g=0111, h=1110

i= 1

```
j= 1
```

```
bb=0111 (7)
```

p= 1100 0111

q= 1001 (-7)

r= 0111 (7)

s = 0000(0)

u= 1111 (-1)

V =

use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all; -- IGNORING NAMING CONVENTION --Jentity arithHW is generic(NNN: INTEGER := 4);port (a,b,c,d: in STD_LOGIC; e,f,g,h: i,j,k,1: in STD_LOGIC_VECTOR(NNN-1 downto 0); out STD_LOGIC; out STD_LOGIC_VECTOR(NNN-1 downto 0); m.n: out STD_LOGIC_VECTOR(2*NNN-1 downto 0); o,p,z: foo: out std_logic_vector(65 downto 0)); end entity; aa = 1001 (9)Architecture behavioral of arithHW is SIGNED((NNN-1) downto 0); signal q,r,s,t,u,v: signal aa,bb,cc,dd,ee,ff: UNSIGNED((NNN-1) downto 0); SIGNED((2*NNN-1) downto 0); signal gg: signal hh: UNSIGNED((2*NNN-1) downto 0); begin q <= SIGNED(f);</pre> don't change anything $r \ll SIGNED(q);$ CC = 0000(0)aa <= UNSIGNED(f); bb <= UNSIGNED(g);</pre> define how to interpret i <= ((a or b) and c) xor d; j <= a and (e(1) or e(2)); ee = 0001(1)s <= q + r;gg <= q * r; only keeps the whole part u <= q / r; ff = 0010(2) $v \ll q \mod r;$ keeps the remainder with sign of mod (r)

 $gg=1100\ 1111(-49) \qquad \begin{array}{c} cc <= aa + bb; \\ hh <= aa * bb; \\ ee <= aa / bb; \\ ff <= aa \mod bb; \\ ff <= aa \mod bb; \end{array}$

 $hh = 0011 \ 1111(63)$

```
p <= ('1' & h(2) & "00" & g(3 downto 1) & '1');</pre>
```

```
-end architecture;
```

 $\begin{array}{c} 0 \text{ For MOD only!} \\ -7/7 \rightarrow -1 \\ \text{leaves remainder} = 0 \end{array}$

4 – Write your own behavioral VHDL code for a JK Flip-Flop Provide code and a simulation

-- ti

-- rev 0

o_Ob :

out std logic

_ _

_ _

);

end entity:



Note:

This design has the same delay for Q and Qb if you just create Q and then say 'Qb <= not Q' they will have different delays

40pts

