

EE 3921

Dr. Johnson

Homework 3

1) Given the VHDL code below, provide the expected signal values

30 pts

```

-----
-- control_A.vhdl
-- by: tj
-- created: 9/7/2016
-- version: 0.0
-----
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity control_A is
  generic( N: positive := 8);
  port(
    i_clk:    in std_logic;
    i_rstb:   in std_logic;
    o_one:    out std_logic_vector(N-1 downto 0);
    o_five:   out std_logic_vector(N-1 downto 0)
  );
end entity;

```

```

architecture behavioral of control_A is
  signal signal_1: signed(N-1 downto 0);
  signal signal_5: unsigned(N-1 downto 0);
begin
  ----- part 1
  process (i_clk, i_rstb)
    variable i: integer;
    variable sig: integer range -128 to 127;
  begin
    if (i_rstb = '0') then
      sig := 32;
    else
      if (rising_edge(i_clk)) then
        i := 1;
        while (i < 5) loop
          sig := sig - 2;
          i := i + 1;
        end loop;
      end if;
    end if;
    signal_1 <= to_signed(sig, signal_1'length);
  end process;

  o_one <= std_logic_vector(signal_1);

  ----- part 5
  process (i_clk, i_rstb)
    variable i: integer;
  begin
    if (i_rstb = '0') then
      signal_5 <= (others => '0');
    else
      if (rising_edge(i_clk)) then
        i := 8;
        while (i > 2) loop
          signal_5 <= signal_5 + 7;
          i := i - 1;
        end loop;
      end if;
    end if;
  end process;

  o_five <= std_logic_vector(signal_5);
end architecture;

```

Provide the value for each signal shortly after the rising edge of the 1<sup>st</sup> and 2<sup>nd</sup> clk after reset is released. Assume rstb is released while clk is high.

Signal	after CLK1 ↑	after CLK2 ↑
o_one	<input type="text"/>	<input type="text"/>
o_five	<input type="text"/>	<input type="text"/>

2) Create the 2 test processes described below and provide a simulation. Assume an existing clk process running with period PER and a resetb process that releases reset on the 2<sup>nd</sup> falling clock edge 30 pts

Periodic input “foo” with period 4 times the clock period and a 25% duty cycle that runs for 7 “foo” periods then stops. Synchronized to the falling clock edge.

8 bit signal “boo” that increments every 6th cycle and repeats infinitely



3) Create a state transition diagram for a 3 speed heating/cooling (HVAC) system. Assume the desired temperature and actual temperatures are inputs, both heating and cooling is provided, the system is off if the two temperatures are within 2 degrees, runs at low if they are within 5 degrees, medium if they are within 9 degrees and high if they are greater than 9 degrees apart. The outputs are fan speed in binary(Off, Low, Med, High), heat and cool.

40 pts