NIOS Character HW

Last updated 10/12/20

These slides describe the development of a moderately complex NIOS Processor using the Character Buffer IP

Upon completion: You should be able implement your own NIOS processor using the Character Buffer IP

Character Buffer Block Diagram



Character Buffer Block



Dual Clock FIFO



Allows different incoming and outgoing data rates

© tj

VGA Controller Block



Creates and drives the required VGA signals

© tj

- Create a new Quartus project
 - Do not select a Simulation Tool in EDA Tool Settings

Open Tools → Platform Designer

Platform Designer - unsaved.qsys* (D:\GDri ile <u>Edit</u> System <u>Generate</u> <u>View</u> <u>Tools</u> <u>Help</u>	ive\MSOE	\19_Q1_EE3921\Projects\NIOS	_Pixel\unsaved.qsys)			- 🗆 ×
🎦 IP Catalog 🛛 🔔 📕 🚺	Syster	m Contents 🛛 Address Map	Interconnect Requirements			- 5 🗆
🔍 🗙 🔯	2	System: unsaved				
Project	🕈 Use	Conn Name	Description	Export	Clock E	lase
New Component	5	⊟ clk_0	Clock Source			
Library	×	D- dk_in	Clock Input	clk	exported	
Basic Functions		D- ck_in_reset	Reset Input	reset		
Joseface Protocole	_	× ck	Clock Output	Double-click to export	dk_0	
E-1 ow Power	^	K ck_reset	Reset Output	Double-click to export		
Memory Interfaces and Controllers	A					
Processors and Peripherals	•					
Qsys Interconnect	×					
-Tri-State Components						
University Program						
New City de la stat						
New Edit						
🖞 Hier: 🛛 Device F 🖾 🔔 🗗						
B- reset						
🖬 🗊 dk 0						
	<					>
	n _w f	t 👻 🛒 Current filter:				
	🗧 Messa	ges 🛛				- d 🗆
	Туре	Path Message				
D Errors, 0 Warnings					G	ienerate HDL Finish
-						

- Add NIOS
 - Processors and Peripherals → Embedded Processors → NIOS II Processor
 - NIOS II/f

				dk_reset	Reset Output	Double-click to export		
\checkmark				🗉 🛄 nios2_gen2_0	Nios II Processor			
	6—		\longrightarrow	clk	Clock Input	Double-click to export	unconnected	
		└<	\longrightarrow	reset	Reset Input	Double-click to export	[dk]	
				data_master	Avalon Memory Mapped Master	Double-click to export	[dk]	
				instruction_master	Avalon Memory Mapped Master	Double-click to export	[dk]	
		×	\longrightarrow	irq	Interrupt Receiver	Double-click to export	[dk]	
			$ \leq$	debug_reset_request	Reset Output	Double-click to export	[dk]	
			\longrightarrow	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[dk]	0x0
			×<	custom_instruction_m	Custom Instruction Master	Double-click to export		

- Add On-chip Memory
 - Basic Functions → On Chip Memory → On Chip Memory (RAM or ROM)...

RAM Size = 12,000 bytes

		++	\rightarrow	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[dk]	- 0x0
			×<	custom_instruction_m	Custom Instruction Master	Double-click to export		
	\square		E	onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel			
Γ		¢	\longrightarrow	clk1	Clock Input	Double-click to export	unconnected	1
			\longrightarrow	s1	Avalon Memory Mapped Slave	Double-click to export	[dk1]	÷
			\longrightarrow	reset1	Reset Input	Double-click to export	[dk1]	

- Add JTAG
 - Interface Protocols → Serial → JTAG Uart Intel FPGA IP
- Add Timer
 - Processors and Peripherals → Peripherals → Interval Timer Intel FPGA IP
- Add System ID
 - Basic Functions → Simulation; Debug and Verification → Debug and Performance → System ID Peripheral Intel FPGA IP

	$ \diamond + $	reset1	Reset Input	Double-click to export	[clk1]	
\checkmark		🖃 jtag_uart_0	JTAG UART Intel FPGA IP			
	$ \diamond \rightarrow$	dk	Clock Input	Double-click to export	unconnected	
	$ \diamond + + \diamond \rightarrow$	reset	Reset Input	Double-click to export	[dk]	
	$ \diamond \diamond \rightarrow \rightarrow$	avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	
		irq	Interrupt Sender	Double-click to export	[clk]	
		⊡ timer_0	Interval Timer Intel FPGA IP			
	\diamond \rightarrow \rightarrow	dk	Clock Input	Double-click to export	unconnected	
	$ \diamond + + \diamond \rightarrow$	reset	Reset Input	Double-click to export	[dk]	
	$ \diamond \diamond \rightarrow \rightarrow$	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	
		irq	Interrupt Sender	Double-click to export	[clk]	
\checkmark		sysid_qsys_0	System ID Peripheral Intel FPGA IP			
	$ \diamond$ $ $ $ $ \rightarrow	dk	Clock Input	Double-click to export	unconnected	
	$ \diamond \rightarrow \rightarrow$	reset	Reset Input	Double-click to export	[dk]	
	$ \qquad \diamond \rightarrow \rightarrow \rightarrow$	control_slave	Avalon Memory Mapped Slave	Double-click to export	[dk]	

- Connect up basic NIOS system
 - NIOS Inputs



- Connect up basic NIOS system
 - On-chip Memory



Connect to data and instruction masters

- Connect up basic NIOS system
 - JTAG, Timer, SysID



Connect to data master

Assign Priorities

- Connect up basic NIOS system
 - Assign the NIOS II Reset and Exception vectors

Nios II Processor altera_nios2_gen2	Details
Main Vectors Caches and Memory Inter	A
Reset Vector	aces And medic insudictions minor and min
Reset vector memory:	lonchip_memory2_0.s1 V
Reset vector offset:	0x0000000
Reset vector:	0x0000000
Exception Vector	
Exception vector memory:	onchip_memory2_0.s1 v
Exception vector offset:	0x0000020
Exception vector:	0x00000020
Fast TLB Miss Exception Vector	
Fast TLB Miss Exception vector memory:	None
Fast TLB Miss Exception vector offset:	0x0000000
Fast TLB Miss Exception vector:	0x0000000

- Create Character System
 - Add a PLL
 - Basic Functions → Clocks; PLLs and Resets → PLL → ALTPLL Intel FPGA IP

50MHz input clock no areset or locked output

$c0 \rightarrow 25MHz$: the VGA frequency



- Create Character System
 - Connect PLL



Connect to the 50MHz Clk, reset and the data master

- Create Character System
 - Character Buffer
 - University Program → Audio and Video → Video → Character Buffer for VGA Display



Connect to data master

- Create Character System
 - Dual Clock FIFO
 - University Program → Audio and Video → Video → Dual Clock FIFO
 - Color Bits 10

Color Planes - 3

Connect to 50Mhz Clk and reset

	0	Clock Output	Double-click to export	altpll_0_c0
	video_character_bu	Character Buffer for VGA Display		
$ \bullet + + \to$	clk	Clock Input	Double-click to export	clk_0
	reset	Reset Input	Double-click to export	[dk]
	avalon_char_control	Avalon Memory Mapped Slave	Double-click to export	[clk] 🗈 0x0000
	avalon_char_buffer_s	Avalon Memory Mapped Slave	Double-click to export	[clk] 🗈 0x0000
	avalon_char_source	Avalon Streaming Source	Double-click to export	[clk]
	video_dual_clock_b	Dual-Clock FIFO		
	clock_stream_in	Clock Input	Double-click to export	clk_0
$ \bigcirc + + \rightarrow + + \rightarrow + + \rightarrow + + \rightarrow + + + + + + +$	reset_stream_in	Reset Input	Double-click to export	[clock_strea
$ \downarrow $	clock_stream_out	Clock Input	Double-click to export	altpll_0_c0
	reset_stream_out	Reset Input	Double-click to export	[clock_strea
	avalon_dc_buffer_sink	Avalon Streaming Sink	Double-click to export	[clock_strea
	avalon_dc_buffer_so	Avalon Streaming Source	Double-click to export	[clock_strea
< /				
/				

Connect to video character buffer streaming source

Connect to c0

VGA – 25MHz

- Create Character System
 - VGA Controller
 - University Program → Audio and Video → Video → VGA Controller DE10-Lite VGA Connector VGA 640x480
 Connect to dual_clock_buffer streaming source



· Croata Ch	a raci	^							_
		Connections	Name	Description	Export	Clock	Base	End	IRQ
			□ clk_0	Clock Source					
			D- dk_in	Clock Input	clk	exported			
	1		D- dk_in_reset	Reset Input	reset				
	(Clock Output	Double-click to export	clk_0			
			dk_reset	Reset Output	Double-click to export				
			□ 빌 nios2_gen2_0	Nios II Processor					
	The second se	Ŷ	→ dk	Clock Input	Double-click to export	clk_0			
		•		Reset Input	Double-click to export	[clk]			
Assign Dees Addresses			data_master	Avalon Memory Mapped Master	Double-click to export	[clk]			
Assign base Addresses			instruction_master	Avalon Memory Mapped Master	Double-click to export	[cik]			
0				Interrupt Receiver	Double-click to export	[CIK]	IRQ	0 IRQ	31
			debug_reset_request	Reset Output	Double-click to export	[clk]			
Platform Designer - unsaved.qsys* (D:\GDrive\MSOE\19_Q1_EE3921\Projec			debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[CIK]	ii' 0x4800	0x4fff	
ile Edit System Generate View Tools Help		~	custom_instruction_m	Custom Instruction Master	Double-click to export				
Liporade IP Cores			□ onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel					
IPC CPSIACE COLON	Ť			Clock Input	Double-click to export	CIK_U		0.0000	
Assign Base Addresses			SI	Avaion Memory Mapped Slave	Double-click to export	[CK1] Falls 1]	= 0x3000	UNSIT	
Assign Interrupt Numbers			reset1	Reset Input	Double-cilck to export	[CIK 1]			
Projec Assign Custom Instruction Oncodes			le jtag_uart_u	Clade Target	Daubla alials to const	-11- 0			
Library C. J. C. J. D. J. N. J.	Ī		CIK	Clock Input	Double-Click to export	CIK_U			
Bas			reset	Reset Input	Double-click to export	LOK] Ealki	0	0-5047	
Show System With Platform Designer Interconnect			avaion_tag_slave	Avaion Memory Mapped Slave	Double-click to export	[CIK]	■ UX5040	0x5047	
			Ing	Interrupt Sender	Double-click to export	[CK]			-10
Remove Dangling Connections			e umer_u	Clock Input	Doublo click to surrest	dlk 0			
	I			Peret Input	Double-click to export	Cik_0			
Import Interface Requirements				Avalon Memory Manned Slave	Double-click to export	[dk]	-0×5000	0	
			ira	Avaion Memory Mapped Slave	Double-click to export	[CIK]	= 0x5000	OXSOIT	
				System ID Peripheral Intel EPCA ID	Double-click to export	[UK]			
				Clock Input	Double-click to evenent	dk 0			
	T			Reset Input	Double-click to export	CIK_0			
				Avalon Memory Manned Slave	Double-click to export	[UK] [dk]	-0×5029	0w502f	
				ALTELL Total EDGA TD	Double-click to export	[Civ]	- 080030	ONDUSI	
			aithira	ALTELL INCELEVA IF	Daubla alialata a	-11- 0			
	T		incik_interface	Clock Input	Double-click to export	CiK_U			
			incik_interface_reset	Reset Input	Double-cilck to export	Encik_interf			
			pii_siave	Avaion Memory Mapped Slave	Double-click to export	Lincik_interf	= 0x5020	0x502f	
				Character Ruffer for VCA Disclary	Double-click to export	anpii_u_cu			
			Uldeo_cnaracter_bu	Clock Toput	Doublo click to comment	dik 0			
	T			Peret Input	Double-click to export	CIK_U			
			avalon char control	Avalop Memory Mapped Slave	Double-click to export	[UK] [dk]	-0×5020	0	
		II	avaion_char_control	Avalor Memory Mapped Slave	Double-cick to export	LCIK]	= 0x5030	0x5037	
		· · · · · · · · · · · · · · · · · · ·	avaion_char_putter_s	Avalor Memory Mapped Slave	Double-click to export	[UK] [dk]	= 0X0000	OXITT	
			avaion_unar_source	Dual-Clock ETEO	Double-click to export	[UK]			
			dock stream in	Clock Input	Double-click to evenent	dk 0			
				Peret Input	Double-click to export	[dock_stree			
			dock stream out	Clock Input	Double-click to export	altoll 0 c0			
	Ĭ		reset_stream_out	Parat Input	Double-click to export	[clock_stree			
			avalon de buffer eink	Avalop Streaming Sink	Double-click to export	[dock_stree			
			avaion_oc_buffer_sink	Avalori Streaming Sink	Double-click to export	[dock_strea			
			avaion_oc_puffer_so	Avaion Streaming Source	Double-click to export	LUOCK_Strea			
			video_vga_controlle.	Clock Toput	Doublo click to comment	altall 0 -0			
	•			Clock Input	Double-Click to export				
			reset	Reset Input	Double-click to export	[CIK]			
		0—	avaion_vga_sink	Avaion Streaming Sink	Double-click to export	[CIK]			
			v external_interface	Conduit	vga_out	1	1		

Create Character System

Check for errors

X= 0 = Messages		
Туре	Path	Message
= ()	5 Info Messages	
	nios_character.jtag_uart_0	JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
	nios_character.sysid_qsys_0	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
	nios_character.sysid_qsys_0	Time stamp will be automatically updated when this component is generated.
	nios_character.video_character_buffer_with_dma_0	Character Resolution: 80 x 60
0	nios_character.video_vga_controller_0	Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane

- Create Character System
 - Save the Platform Designer system
 - Generate the Platform Designer system
 - The first time you generate you must delete the last directory in the path – don't use the '...'

L Generation X	
▼ Synthesis	
Synthesis files are used to comple the sustain in a Quartus project. Create HDL design files for synthesis: VHDL Create timing and resource estimates for third-party EDA synthesis tools.	
▼ Output Directory	
Path: D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Character/nios_pharacter	D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Character

- Create Character System
 - Add the .qip file to the project





You have created an IP Variation in the file D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Character/nios_character.qsys.

To add this IP to your Quartus project, you must manually add the .qip and .sip files after generating the IP core.

The .qip will be located in <generation_directory>/synthesis/nios_character.qip

The .sip will be located in <generation_directory>/simulation/nios_character.sip

οк

 \times

- Create DE10 Design
 - Instantiate into a VHDL file
 - Open a new VHDL design
 - In Platform Designer: Generate → Show Instantiation Template
 - Copy and Paste into the new design where appropriate

component nios_char isport (clk_clk: in std_logic:= 'X'; clkreset_reset_n :in std_logic:= 'X'; reset_nvga_out_CLK: out std_logic; CLKvga_out_HS: out std_logic; HSvga_out_VS: out std_logic; HSvga_out_SYNC: out std_logic; VSvga_out_SYNC: out std_logic; BLANKvga_out_SYNC: out std_logic; SYNCvga_out_G: out std_logic, vector(3 downto 0); Rvga_out_B: out std_logic_vector(3 downto 0); Gvga_out_B: out std_logic_vector(3 downto 0) B

© ti

 Create DE10 Design Instantiate into a VHDL file Instantiation template component architecture behavioral of nios_char_de10 -- nios_char_de10.vhd1 -- no signals -- Created 9/18/18 -- by: johnsontimoj component nios_char is port (-- rev: clk_clk : in std_logic := 'X'; -- clk := 'X': -- reset_n reset_reset_n : in std_logic vga_out_CLK : out std_logic; -- CLK -- HS vga_out_HS : out std_logic; -- Nios character system - vga driver with charad vga_out_VS : out std_logic; -- VS vga_out_BLANK : out std_logic; -- BLANK vga_out_SYNC : out std_logic; -- SYNC vga_out_R : out std_logic_vector(3 downto 0); -- R library ieee; vga_out_G : out std_logic_vector(3 downto 0); vga_out_B : out std_logic_vector(3 downto 0) -- G use ieee.std_logic_1164.all; -- B use ieee.numeric_std.all;): end component nios_char; entity nios_chan_de10 is ort(CLOCK 50 : in std_logic; out std_logic; VGA_HS: VGA_VS: out std_logic; out std_logic_vector(3 downto 0); VGA_R: out std_logic_vector(3 downto 0); VGA_G: out std_logic_vector(3 downto 0) VGA_B: end entity; DE10 pin aliases from .qsf file

© ti

- Create DE10 Design
 - Instantiate into a VHDL file

Instantiation template instance mapped to DE10 qsf pin aliases

-- vga_out.CLK

-- .BLANK

-- .SYNC

```
u0 : component nios_char
    port map (
        clk clk
                       => CLOCK_50, --
                                            clk.clk
        reset_reset_n => '1'.
                                          reset.reset_n
                         => CONNECTED_TO_vga_out_CLK,
        --vga_out_CLK
        vga_out_HS
                       = VGA_HS,
                                                 .HS
                       => VGA_VS,
                                                 .VS
        vga_out_VS
        --vga_out_BLANK => CONNECTED_TO_vga_out_BLANK,
        --vga_out_SYNC => CONNECTED_TO_vga_out_SYNC,
        vga_out_R
                       \Rightarrow VGA_R,
                                                 . R
        vga_out_G
                       => VGA G.
                                                 . G
        vga_out_B
                       => VGA B
                                                 . B
    );
```

end architecture;

begin

Note: these 3 signals are not used - comment out or remove

- Create DE10 Design
 - Prepare to synthesize
 - If you did not do these when you created the project be sure to do them now
 - assignments → device → device and Pin options
 - Single Uncompressed with memory initialization
 - Import the pin aliases (qsf file)
 - Setup the SDF file
 - Be sure to set your top level entity
 - Start Compilation

- Create DE10 Design
 - Complete the HW setup
 - Download the HW project onto the board
 - **DO NOT CLOSE** either of these windows •

Programmer - D:	:/GDrive/MSOE/19_Q1_EE39	21/Projects/NIOS_Ch	aracter/nios_cha	aracter - nios_ch	aracter - [nios	_chara	-				
<u>F</u> ile <u>E</u> dit <u>V</u> iew	P <u>r</u> ocessing <u>T</u> ools <u>W</u> ir	idow <u>H</u> elp				Sear	rch altera.	com 🔘			
🚔 Hardware Setup	USB-Blaster [USB-0]	Mode:	JTAG	v	Progress:	1(00% (Succ	cessful)			
Enable real-time	ISP to allow background pr	ogramming when av	ailable								
▶ ¹ 10 Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine			
Stop	output_files/nios_char	10M50DAF484	0051709A	0051709A					A A A A A A A A A A A A A A A A A A A		
Auto Detect									pel letter de la		
🗙 Delete											
Add File									A DOT TO BE		
Change File	<							>			_
Save File							1	OpenC	Core Plus Status		×
Add Device							c	lick Cano	el to stop using	openCore Pl	us IP.
J [™] Down	10M50DAF	484						Tim	e remaining: Cancel	unlimited	
	1000	1.		27		-					