

NIOS Intro

Last updated 10/12/20

NIOS Basic

These slides describe the development of a simple
NIOS Processor


Upon completion: You should be able implement
your own NIOS processor and write code for it

NIOS

- NIOS II Embedded Design Suite
 - Configurable Processor
 - Selection of Peripherals
 - Eclipse based Board Support Package (BSP) for SW development

Basic NIOS System

- Basic NIOS System
 - Create a processor system to allow printing to the console




Basic NIOS System

- Basic NIOS System

HARDWARE


Basic NIOS System

- Create a new Quartus project
 - **Do not** select a Simulation Tool in EDA Tool Settings
- Open **Tools** → **Platform Designer**



Basic NIOS System

- Create NIOS System
 - Double Click on clk_0 - verify clk frequency = 50MHz



Basic NIOS System

- Add NIOS
 - Processors and Peripherals → Embedded Processors → NIOS II Processor
 - NIOS II/f
 - No other changes for now

<input type="checkbox"/>	clk_reset	Reset Output	Double-click to export		
<input checked="" type="checkbox"/>	nios2_gen2_0	Nios II Processor			
<input type="checkbox"/>	clk	Clock Input	Double-click to export	unconnected	
<input type="checkbox"/>	reset	Reset Input	Double-click to export	[clk]	
<input type="checkbox"/>	data_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
<input type="checkbox"/>	instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
<input type="checkbox"/>	irq	Interrupt Receiver	Double-click to export	[clk]	
<input type="checkbox"/>	debug_reset_request	Reset Output	Double-click to export	[clk]	
<input type="checkbox"/>	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x08
<input type="checkbox"/>	custom_instruction_m...	Custom Instruction Master	Double-click to export		

- Add On-chip Memory
 - Basic Functions → On Chip Memory → On Chip Memory (RAM or ROM)...

RAM

Size = 12,000 bytes

<input type="checkbox"/>	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x08
<input type="checkbox"/>	custom_instruction_m...	Custom Instruction Master	Double-click to export		
<input checked="" type="checkbox"/>	onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...			
<input type="checkbox"/>	clk1	Clock Input	Double-click to export	unconnected	
<input type="checkbox"/>	s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]	
<input type="checkbox"/>	reset1	Reset Input	Double-click to export	[clk1]	


Basic NIOS System

- Add JTAG
 - Interface Protocols → Serial → JTAG Uart Intel FPGA IP
- Add Timer
 - Processors and Peripherals → Peripherals → Interval Timer Intel FPGA IP
- Add System ID
 - Basic Functions → Simulation; Debug and Verification → Debug and Performance → System ID Peripheral Intel FPGA IP

<input checked="" type="checkbox"/>	reset1	Reset Input	<i>Double-click to export</i>	[clk1]
<input checked="" type="checkbox"/>	<ul style="list-style-type: none"> [-] jtag_uart_0 clk reset avalon_jtag_slave irq 	<ul style="list-style-type: none"> JTAG UART Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender 	<ul style="list-style-type: none"> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> 	<ul style="list-style-type: none"> unconnected [clk] [clk] [clk]
<input checked="" type="checkbox"/>	<ul style="list-style-type: none"> [-] timer_0 clk reset s1 irq 	<ul style="list-style-type: none"> Interval Timer Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender 	<ul style="list-style-type: none"> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> 	<ul style="list-style-type: none"> unconnected [clk] [clk] [clk]
<input checked="" type="checkbox"/>	<ul style="list-style-type: none"> [-] sysid_qsys_0 clk reset control_slave 	<ul style="list-style-type: none"> System ID Peripheral Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave 	<ul style="list-style-type: none"> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> 	<ul style="list-style-type: none"> unconnected [clk] [clk]


Basic NIOS System

- Connect up basic NIOS system
 - NIOS Inputs



Basic NIOS System


- Connect up basic NIOS system
 - On-chip Memory



Connect to data and instruction masters

Basic NIOS System

- Connect up basic NIOS system
 - JTAG, Timer, SysID




Connect to data master

Assign Priorities

Basic NIOS System


- Connect up basic NIOS system
 - Assign the NIOS II Reset and Exception vectors
 - Open the NIOS Processor
 - Select **Vectors**
 - Select on-chip memory for Reset and Exception



Basic NIOS System

- Complete Basic System
 - Assign base addresses
 - System → Assign Base Addresses


Assign Base Addresses







Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags
<input checked="" type="checkbox"/>		clk_0	Clock Source						
		clk_in	Clock Input	clk	exported				
		clk_in_reset	Reset Input	reset					
		clk	Clock Output	clk_0					
		clk_reset	Reset Output	reset					
<input checked="" type="checkbox"/>		nios2_gen2_0	Nios II Processor						
		clk	Clock Input	clk_0					
		reset	Reset Input	reset					
		data_master	Avalon Memory Mapped Master	clk_0					
		instruction_master	Avalon Memory Mapped Master	clk_0					
		irq	Interrupt Receiver	clk_0				IRQ 0	IRQ 31
		debug_reset_request	Reset Output	clk_0					
		debug_mem_slave	Avalon Memory Mapped Slave	clk_0		#f 0x0001_0800	0x0001_0fff		
		custom_instruction_m...	Custom Instruction Master	clk_0					
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...						
		clk1	Clock Input	clk_0					
		s1	Avalon Memory Mapped Slave	clk1		#f 0x0000_8000	0x0000_cfff		
		reset1	Reset Input	clk1					
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel FPGA IP						
		clk	Clock Input	clk_0					
		reset	Reset Input	reset					
		avalon_jtag_slave	Avalon Memory Mapped Slave	clk_0		#f 0x0001_1028	0x0001_102f		
		irq	Interrupt Sender	clk_0					
<input checked="" type="checkbox"/>		timer_0	Interval Timer Intel FPGA IP						
		clk	Clock Input	clk_0					
		reset	Reset Input	reset					
		s1	Avalon Memory Mapped Slave	clk_0		#f 0x0001_1000	0x0001_101f		
		irq	Interrupt Sender	clk_0					
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral Intel FPGA IP						
		clk	Clock Input	clk_0					
		reset	Reset Input	reset					
		control_slave	Avalon Memory Mapped Slave	clk_0		#f 0x0001_1020	0x0001_1027		

Basic NIOS System

- Create Basic System
 - Check for errors




The screenshot shows a software interface with a 'Messages' window. At the top, there is a 'Current filter:' section with icons for a filter and a search. Below this, the 'Messages' window is open, displaying a table of messages. The table has three columns: 'Type', 'Path', and 'Message'. The first row is a summary row with an expandable icon and the text '3 Info Messages'. The following three rows are individual messages, each with an information icon in the 'Type' column. The messages are:

Type	Path	Message
	3 Info Messages	
	nios_basic.jtag_uart_0	JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
	nios_basic.sysid_qsys_0	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
	nios_basic.sysid_qsys_0	Time stamp will be automatically updated when this component is generated.

Basic NIOS System

- Create Basic System
 - Save the Platform Designer system
 - Generate the Platform Designer system
 - **Generate** → **Generate HDL**
 - The first time you generate you must delete the last directory in the path – **don't use the '...'**




Should point to your project directory

D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Basic


Basic NIOS System

- Create Basic System
 - Add the .qip file to the project



Basic NIOS System

- Create DE10 Design
 - Instantiate into a VHDL file
 - Open a new VHDL design (nios_basic_de10.vhdl)
 - In Platform Designer: **Generate** → **Show Instantiation Template**



Instantiation Template

You can copy the example HDL below to declare an instance of **nios_basic**.

HDL Language:

Example HDL

```
component nios_basic is
  port (
    clk_clk      : in std_logic := 'X'; -- clk
    reset_reset_n : in std_logic := 'X' -- reset_n
  );
end component nios_basic;

u0 : component nios_basic
  port map (
    clk_clk      => CONNECTED_TO_clk_clk,      -- clk.clk
    reset_reset_n => CONNECTED_TO_reset_reset_n -- reset.reset_n
  );
```

Basic NIOS System

- Create DE10 Design
 - Instantiate into a VHDL file

```
-----  
-- nios_basic_de10.vhdl  
-- by: johnsontimoj  
-- created: 8/17/2018  
-- version: 0.0  
-----  
-- Basic NIOS example  
-- no I/O pins  
-----  
  
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;  
  
entity nios_basic_de10 is  
  port(  
    CLOCK_50 : in std_logic  
  );  
end entity;
```

Instantiation template component

```
architecture hardware of nios_basic_de10 is  
  --  
  -- no signals  
  
  component nios_basic is  
    port (  
      clk_clk      : in std_logic := 'X'; -- clk  
      reset_reset_n : in std_logic := 'X' -- reset_n  
    );  
  end component nios_basic;  
  
begin  
  
  u0 : component nios_basic  
    port map (  
      clk_clk      => CLOCK_50,      -- clk.clk  
      reset_reset_n => '1'          -- reset.reset_n  
    );  
end architecture;
```



Instantiation template instance mapped to DE10 qsf pin aliases

Basic NIOS System

- Create DE10 Design
 - Prepare to synthesize
 - If you did not do these when you created the project be sure to do them now
 - assignments → device → device and Pin options
 - Single Uncompressed with memory initialization
 - Import the pin aliases (qsf file)
 - Setup the SDC file for timing analysis
 - Be sure to set your top level entity
 - Start Compilation

Basic NIOS System

- Create DE10 Design



Basic NIOS System

- Create DE10 Design
 - Complete the HW setup
 - Download the HW project onto the board
 - **DO NOT CLOSE** either of these windows

The screenshot shows the Altera Programmer software interface. The main window displays the hardware setup and programming progress. The hardware setup is configured for a USB-Blaster [USB-0] in JTAG mode. The progress bar indicates 100% (Successful). Below the progress bar, there is a table with the following columns: File, Device, Checksum, Usercode, Program/Configure, Verify, Blank-Check, and Examine. The table contains one row with the following data: File: output_files/nios_basi..., Device: 10M50DAF484, Checksum: 004CB528, Usercode: 004CB528, Program/Configure: [checked], Verify: [unchecked], Blank-Check: [unchecked], Examine: [unchecked]. Below the table, there is a diagram of the device (10M50DAF484) with TDI and TDO connections. A small dialog box titled "OpenCore Plus Status" is overlaid on the bottom right of the main window, displaying the message "Click Cancel to stop using OpenCore Plus IP." and "Time remaining: unlimited" with a "Cancel" button.

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
output_files/nios_basi...	10M50DAF484	004CB528	004CB528	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Basic NIOS System

- Basic NIOS System


SOFTWARE

Basic NIOS System

- Create Eclipse System
 - Open NIOSII software
 - [Tools](#) → [NIOSII Software Build Tools for Eclipse](#)
 - Select the project directory for the workspace
 - Create the BSP
 - [File](#) → [New](#) → [NIOSII Application and BSP from template](#)
 - Select the SOPCinfo file in the project directory
 - Provide a name for the sw project (I use 'project_name_sw')
 - [Blank Project](#)
 - Edit the BSP
 - Right click on the BSP, [NIOS II](#) → [BSP Editor](#)
 - Change the properties for small systems
 - Small C library
 - Reduced device drivers
 - Generate the BSP (bottom of window)


Basic NIOS System

- Create Eclipse System
 - Create program
 - Right click on the project directory and choose **New** → **c source file**



Basic NIOS System

- Create Eclipse System
 - Create program
 - Type in the program



```
Project Explorer
```

- ▼ nios_basic_sw
 - > Binaries
 - > Includes
 - > obj
 - > hello_world.c
 - > nios_basic_sw.elf - [alteranios2/le]
 - create-this-app
 - Makefile
 - nios_basic_sw.map
 - nios_basic_sw.objdump
 - readme.txt
 - > nios_basic_sw_bsp [nios_basic]

```
hello_world.c
```

```
2+ * hello_world.c
7 #include <stdio.h>
8
9- int main() {
10     printf("hello from NIOS II\n");
11
12     return 0;
13 }
14
15
```

Basic NIOS System

- Create Eclipse System
 - Compile and run the software
 - Select the code file (hello_world.c)
 - Project → Build Project
 - Right Click on the project → run as → Nios II Hardware

