SignalTap

Last updated 8/11/20

SignalTap

These slides describe the use of the SignalTap tool inside of Quartus

Upon completion: You should be able create your own SignalTap environments to debug designs

SignalTap

- Your simulation showed your design works

but

- Your hardware does not work

  - Review test coverage of simulations
  - Add signals to the design and bring them out to pins to see them
  - Signal Tap

SignalTap

- SignalTap II
  - Embedded Logic Analyzer
  - System-level debugging tool that captures and displays signals



SignalTap

- SignalTap II
  - This modifies our baseline design
    - Potentially impacts timing
    - Potentially impacts implementation
  - Not an issue for our simple designs



SignalTap

- SignalTap II
  - Uses on-device memory to store samples
    - Allows high speed data storage
    - Uses up some available memory



SignalTap

- SignalTap II
  - Incremental Flow



SignalTap

- The SignalTap II
  - Simple Example – Switches tied to LEDs

    Monitor the internal switch signals

```
--
--  signaltap_example_de10.vhdl
--
--  by: johnsontimoj
--
--  created: 8/18/18
--
--  version: 0.0
--
----------------------------------
----------------------------------
--
--  Copy from SignalTap tutorial
--
----------------------------------

library ieee;
use ieee.std_logic_1164.all;

entity signaltap_example_de10 is
    port (
          CLOCK_50 :   IN STD_LOGIC;
          SW :         IN STD_LOGIC_VECTOR(9 DOWNTO 0);
          LEDR :      OUT STD_LOGIC_VECTOR(9 DOWNTO 0)
    );
end entity;

architecture hardware of signaltap_example_de10 is
begin
    process(CLOCK_50)
    begin
       if(rising_edge(CLOCK_50)) then
          LEDR <= SW;
       end if;
    end process;

end architecture;
```



SignalTap

- The SignalTap II
  - Open a SignalTap Logic Analyzer file
  - File → New → SignalTap Logic Analyzer file



SignalTap

- The SignalTap II
  - Open a SignalTap Logic Analyzer file



SignalTap

- The SignalTap II
  - Save the file
  - Click OK when it complains “Input Data and Trigger is empty”
  - Click yes to enable the file





SignalTap

- Under Assignments → Settings → SignalTap Logic …
  - Check/uncheck enable to enable/disable SignalTap
  - You can change the current SignalTap file



SignalTap

- Select nodes to monitor
  - Double click in the node window



  - Expand the top section – arrows or right
  - Select pre-synthesis under filter
  - Make sure your design is listed under Look in



SignalTap

- Click List
  - All the nodes in your design will be listed



SignalTap

- Expand the SW node and copy them to the right window and then insert



SignalTap

- Note the sample depth – this is how many data points to keep
- Select "…" beside the clock entry box



SignalTap

- Copy the CLOCK_50 signal over to the right window



SignalTap

- Setup the data capture trigger(s)
  - There are a number of simple and complex triggering mechanisms available
  - Select Basic AND in the pull down
  - Right click on the right column of sw0 and select falling edge
  - Right click on the right column of sw1 and select high (1)



Trigger on SW(1) high AND SW(0) ↓

SignalTap

- Connect the DE10 Board
  - Select Setup in the upper right hand corner of the SignalTap window
  - Select the USB-Blaster
  - Save





SignalTap

- Recompile
  - In the main Quartus window – compile your design
  - You will see the SignalTap modules along with your own design



  - Program the board

SignalTap

- Review resources

Flow Summary

<<Filter>>

Flow Status	Successful - Sat Aug 18 16:00:39 2018
Quartus Prime Version	18.0.0 Build 614 04/24/2018 SJ Lite Edition
Revision Name	signaltap_example
Top-level Entity Name	signaltap_example_de1
Family	MAX 10
Device	10M50DAF484C7G
Timing Models	Final
Total logic elements	650 / 49,760 (1 %)
Total registers	492
Total pins	21 / 360 (6 %)
Total virtual pins	0
Total memory bits	1,280 / 1,677,312 (< 1 %)
Embedded Multiplier 9-bit elements	0 / 288 (0 %)
Total PLLs	0 / 4 (0 %)
UFM blocks	0 / 1 (0 %)
ADC blocks	0 / 2 (0 %)



Our design has 10 registers and 21 pins – everything else is part of SignalTap

SignalTap

- Verify your design
  - Each switch is coupled to an LED via a register clocked at 50MHZ
  - Toggle the switches and see the LEDs turn on and off
    - It appears instantaneous due to the clock speed

SignalTap

- Start the analysis
  - Reset the switches to 0's
  - In the SignalTap window select Processing → Run Analysis



No trigger condition met yet

SignalTap

- Start the analysis
  - Toggle some switches – nothing should happen in SignalTap
  - Set SW(1) to ‘1’ and toggle SW(0) from ‘1’ to ‘0’



SignalTap

- Example 2
  - Mod10 Counter with LED outputs
  - Running at full speed – impossible to see on LEDs

```
----------------------------------
--
--  signaltap_example2_de10.vhdl
--
--  by: johnsontimoj
--
--  created: 8/18/18
--
--  version: 0.0
--
----------------------------------
----------------------------------
--
--  Mod 10 up counter
--
----------------------------------

library ieee;
use ieee.std_logic_1164.all;

entity signaltap_example2_de10 is
   port (
         CLOCK_50 :   IN STD_LOGIC;
         SW :         IN STD_LOGIC_VECTOR(9 DOWNTO 0);
         LEDR :       OUT STD_LOGIC_VECTOR(9 DOWNTO 0)
   );
end entity;
```

```
architecture hardware of signaltap_example2_de10 is
   ----------------------------------
   -- Component prototype
   ----------------------------------
   COMPONENT counter_mod_10
      PORT
      (
         i_rstb    :    IN STD_LOGIC;
         i_clk     :    IN STD_LOGIC;
         o_cnt     :    OUT STD_LOGIC_VECTOR(3 downto 0)
      );
   END COMPONENT;
   ----------------------------------

   begin

   ----------------------------------
   -- Device under test (DUT)
   ----------------------------------
   DUT: counter_mod_10
      port map(
               i_rstb    => SW(0),
               i_clk     => CLOCK_50,
               o_cnt     => LEDR(3 downto 0)
               );


end architecture;
```

SignalTap

- Create a new STP file



SignalTap

- Compile, Program and Run Analysis



SignalTap

- Review resources



Our design has 4 registers, a little logic and 21 pins – everything else is part of SignalTap