

SignalTap

Last updated 8/11/20

SignalTap

These slides describe the use of the SignalTap tool inside of Quartus


Upon completion: You should be able create your own SignalTap environments to debug designs

SignalTap

- Your simulation showed your design works
but
- Your hardware does not work
 - Review test coverage of simulations
 - Add signals to the design and bring them out to pins to see them
 - Signal Tap


SignalTap

- SignalTap II
 - Embedded Logic Analyzer
 - System-level debugging tool that captures and displays signals




SignalTap

- SignalTap II
 - This modifies our baseline design
 - Potentially impacts timing
 - Potentially impacts implementation
 - Not an issue for our simple designs




SignalTap

- SignalTap II
 - Uses on-device memory to store samples
 - Allows high speed data storage
 - Uses up some available memory



SignalTap

- SignalTap II
 - Incremental Flow




SignalTap

- The SignalTap II

- Simple Example – Switches tied to LEDs


Monitor the internal switch signals

```
--  
-- signaltap_example_de10.vhd1  
-- by: johnsontimj  
-- created: 8/18/18  
-- version: 0.0  
--  
-----  
-- Copy from SignalTap tutorial  
-----  
  
library ieee;  
use ieee.std_logic_1164.all;  
  
entity signaltap_example_de10 is  
    port (  
        CLOCK_50 : IN STD_LOGIC;  
        SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);  
        LEDR : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)  
    );  
end entity;  
  
architecture hardware of signaltap_example_de10 is  
begin  
    process(CLOCK_50)  
    begin  
        if(rising_edge(CLOCK_50)) then  
            LEDR <= SW;  
        end if;  
    end process;  
end architecture;
```



SignalTap


- The SignalTap II
 - Open a SignalTap Logic Analyzer file
 - File → New → SignalTap Logic Analyzer file



SignalTap



- The SignalTap II
 - Open a SignalTap Logic Analyzer file

ignore these




SignalTap

- The SignalTap II
 - Save the file
 - Click OK when it complains “Input Data and Trigger is empty”
 - Click yes to enable the file




SignalTap

- Under Assignments → Settings → SignalTap Logic ...
 - Check/uncheck enable to enable/disable SignalTap
 - You can change the current SignalTap file




SignalTap

- Select nodes to monitor
 - Double click in the node window




- Expand the top section – arrows or right
- Select **pre-synthesis** under filter
- Make sure your design is listed under **Look in**




SignalTap

- Click **List**
- All the nodes in your design will be listed



SignalTap

- Expand the SW node and copy them to the right window and then **insert**



SignalTap

- Note the sample depth – this is how many data points to keep
- Select “...” beside the clock entry box

Signal Tap Logic Analyzer - D:/GDrive/MSOE/19_Q1_EE3921/Projects/SignalTap_Example/signaltap_example - signaltap_example - [stp1.stp]*

Instance Manager: Invalid JTAG configuration

Instance	Status	Enabled	LEs: 518	Memory: 1280	Small: 0/0	Medium: 1/182	Large: 0
auto_signaltap_0	Not running	<input checked="" type="checkbox"/>	518 cells	1280 bits	0 blocks	1 blocks	0

Signal Configuration:

Clock: [...]

Data: [...]

Sample depth: 128 RAM type: Auto

Nodes Allocated: Auto Manual: 10

Pipeline Factor: 0

Storage qualifier:

Type: Continuous

Input port: [...]

Nodes Allocated: Auto Manual: 10


Type	Alias	Name	Data Enable	Trigger Enable	Trigger Conditions
in		SW[0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[1]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[2]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[3]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[4]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[5]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[6]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[7]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[8]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[9]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND

Hierarchy Display:

- signaltap_example_de10
 - auto_signaltap_0


SignalTap

- Copy the CLOCK_50 signal over to the right window



SignalTap

- Setup the data capture trigger(s)
 - There are a number of simple and complex triggering mechanisms available
 - Select **Basic AND** in the pull down
 - Right click on the right column of sw0 and select **falling edge**
 - Right click on the right column of sw1 and select **high (1)**





The screenshot shows the SignalTap configuration window for 'auto_signaltap_0'. The window has a 'Lock mode' dropdown set to 'Allow all changes'. Below this is a table with columns for 'Type', 'Alias', 'Node Name', 'Data Enable', 'Trigger Enable', and 'Trigger Conditions'. The table lists nodes SW[0] through SW[9]. The 'Data Enable' and 'Trigger Enable' columns for all nodes have checkboxes that are checked. The 'Trigger Conditions' column shows a dropdown menu set to 'Basic AND'. The SW[9] row is highlighted in blue.

Type	Alias	Node Name	Data Enable	Trigger Enable	Trigger Conditions
in		SW[0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[1]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[2]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[3]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[4]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[5]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[6]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[7]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[8]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND
in		SW[9]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Basic AND

Trigger on
SW(1) high
AND
SW(0) ↓


SignalTap

- Connect the DE10 Board
 - Select **Setup** in the upper right hand corner of the SignalTap window
 - Select the **USB-Blaster**
 - Save



SignalTap

- Recompile
 - In the main Quartus window – compile your design
 - You will see the SignalTap modules along with your own design




- Program the board

SignalTap

- Review resources

Flow Summary	
Flow Status	Successful - Sat Aug 18 16:00:39 2018
Quartus Prime Version	18.0.0 Build 614 04/24/2018 SJ Lite Edition
Revision Name	signaltap_example
Top-level Entity Name	signaltap_example_de1
Family	MAX 10
Device	10M50DAF484C7G
Timing Models	Final
Total logic elements	650 / 49,760 (1 %)
Total registers	492
Total pins	21 / 360 (6 %)
Total virtual pins	0
Total memory bits	1,280 / 1,677,312 (< 1 %)
Embedded Multiplier 9-bit elements	0 / 288 (0 %)
Total PLLs	0 / 4 (0 %)
UFM blocks	0 / 1 (0 %)
ADC blocks	0 / 2 (0 %)



Our design has 10 registers and 21 pins – everything else is part of SignalTap

SignalTap

- Verify your design
 - Each switch is coupled to an LED via a register clocked at 50MHZ
- Toggle the switches and see the LEDs turn on and off
 - It appears instantaneous due to the clock speed

SignalTap

- Start the analysis
 - Reset the switches to 0's
 - In the SignalTap window select **Processing** → **Run Analysis**

Signal Tap Logic Analyzer - D:/GDrive/MOEF/19_Q1_EE3921/Projects/SignalTap_Example/sigtap_example - sigtap_example - [stp1.stp]*

File Edit View Project Processing Tools Window Help

Instance Manager: Acquisition in progress

Instance	Status	Enabled	LEs: 518	Memory: 1280	Small: 0/0	Medium: 1/182	L
auto_sigtap_0	Waiting for trig.		518 cells	1280 bits	0 blocks	1 blocks	0

JTAG Chain Configuration: JTAG ready

Hardware: USB-Blaster [USB-0] Setup...

Device: @1: 10M50DA.[JES]/10M50DC Scan Chain

SOF Manager: [Icon] [Icon] [Icon]

trigger: 2018/08/18 15:55:53 #1 Lock mode: Allow all changes

Type	Alias	Node Name	Data Enable	Trigger Enable	Trigger Conditions
*		SW[0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/> Basic AND
*		SW[1]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		SW[2]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		SW[3]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		SW[4]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		SW[5]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		SW[6]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		SW[7]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		SW[8]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		SW[9]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>

Signal Configuration:

Clock: CLOCK_50

Data

Sample depth: 128 RAM type: Auto

Segmented: 2 64 sample segments

Nodes Allocated: Auto Manual: 10

Pipeline Factor: 0

Storage qualifier:

Type: Continuous

Input port: [Icon]

Nodes Allocated: Auto Manual: 10

Hierarchy Display: signaltap_example_de10

Data Log: auto_sigtap_0

No trigger condition met yet

SignalTap

- Start the analysis
 - Toggle some switches – nothing should happen in SignalTap
 - Set SW(1) to '1' and toggle SW(0) from '1' to '0'

Signal Tap Logic Analyzer - D:/GDrive/MSOE/19_Q1_EE3921/Projects/SignalTap_Example/signaltap_example - signaltap_example - [stp1.stp]*

File Edit View Project Processing Tools Window Help

Instance Manager: Ready to acquire

Instance	Status	Enabled	LEs: 518	Memory: 1280	Small: 0/0	Medium: 1/182	L
auto_signaltap_0	Not running	<input checked="" type="checkbox"/>	518 cells	1280 bits	0 blocks	1 blocks	0

JTAG Chain Configuration: JTAG ready

Hardware: USB-Blaster [USB-0] Setup...

Device: @1: 10M50DA(|ES)/10M50DC Scan Chain

log: Trig @ 2018/08/18 16:09:01 (0:2:57.1 elapsed) #1

Type	Alias	Name	-16	-8	0	8	16
*	SW[0]		1	1	0	1	1
*	SW[1]		1	1	1	1	1
*	SW[2]		1	1	1	1	1
*	SW[3]		1	1	1	1	1
*	SW[4]		1	1	1	1	1
*	SW[5]		1	1	1	1	1
*	SW[6]		1	1	1	1	1
*	SW[7]		1	1	1	1	1
*	SW[8]		1	1	1	1	1
*	SW[9]		1	1	1	1	1

Trigger conditions met
Signals are captured
Signals should match your switch settings

The system is always collecting data
It overwrites the data until the trigger conditions are met
It keeps a little bit of data from before the trigger

SignalTap

- Example 2
 - Mod10 Counter with LED outputs
 - Running at full speed – impossible to see on LEDs

```
-----  
-- signaltap_example2_de10.vhd1  
--  
-- by: johnsontimoj  
--  
-- created: 8/18/18  
--  
-- version: 0.0  
--  
-----  
--  
-- Mod 10 up counter  
--  
-----  
  
library ieee;  
use ieee.std_logic_1164.all;  
  
entity signaltap_example2_de10 is  
  port (  
    CLOCK_50 : IN STD_LOGIC;  
    SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);  
    LEDR : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)  
  );  
end entity;
```

```
architecture hardware of signaltap_example2_de10 is  
  -----  
  -- Component prototype  
  -----  
  COMPONENT counter_mod_10  
  PORT  
  (  
    i_rstb : IN STD_LOGIC;  
    i_clk : IN STD_LOGIC;  
    o_cnt : OUT STD_LOGIC_VECTOR(3 downto 0)  
  );  
END COMPONENT;  
  -----  
  
begin  
  -----  
  -- Device under test (DUT)  
  -----  
  DUT: counter_mod_10  
  port map(  
    i_rstb => SW(0),  
    i_clk => CLOCK_50,  
    o_cnt => LEDR(3 downto 0)  
  );  
  
end architecture;
```

SignalTap

- Create a new STP file

The screenshot shows the Signal Tap Logic Analyzer interface. The title bar indicates the file name is `stp2.stp`. The Instance Manager shows an instance named `auto_signaltap_0` with a status of "Not running". The JTAG Chain Configuration shows the hardware as "USB-Blaster [USB-0]".

The Signal Configuration panel is open, showing the following settings:

- Clock: `CLOCK_50`
- Sample depth: 128
- RAM type: Auto
- Segmented: 2 64 sample segments
- Nodes Allocated: Auto
- Pipeline Factor: 0
- Storage qualifier: Continuous
- Input port: (empty)
- Nodes Allocated: Auto

The Trigger Conditions table is also visible, showing the following configuration:

Type	Alias	Node Name	Data Enable	Trigger Enable	Trigger Conditions
*		LEDR[0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/> Basic AND
*		LEDR[1]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		LEDR[2]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		LEDR[3]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		LEDR[4]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
*		LEDR[5]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>

The Hierarchy Display shows the project structure with `signaltap_example2_de10` and `auto_signaltap_0` visible.

SignalTap

- Compile, Program and Run Analysis

The screenshot displays the Signal Tap Logic Analyzer interface. At the top, the title bar reads "Signal Tap Logic Analyzer - D:/GDrive/MSOE/19_Q1_EE3921/Projects/SignalTap_Example/signaltap_example - signaltap_example - [stp2.stp]*". The menu bar includes File, Edit, View, Project, Processing, Tools, Window, and Help. Below the menu is a toolbar with icons for file operations, a search bar, and a help icon. The Instance Manager window shows a table with the following data:

Instance	Status	Enabled	LEs: 472	Memory: 768	Small: 0/0	Medium: 1/182	L
auto_signaltap_0	Not running	<input checked="" type="checkbox"/>	472 cells	768 bits	0 blocks	1 blocks	0

To the right, the JTAG Chain Configuration window shows "JTAG ready" and lists hardware as "USB-Blaster [USB-0]" and device as "@1: 10M50DA(.|ES)/10M50DC". Below these are buttons for "Setup...", "Scan Chain", and "SOF Manager".

The main window displays a waveform analysis. The log indicates a trigger event: "log: Trig @ 2018/08/20 11:42:14 (0:0:6.1 elapsed)". The waveform shows six signals: LEDR[0] through LEDR[5]. The time axis is marked from -16 to 112. LEDR[0] through LEDR[4] show a series of pulses, while LEDR[5] remains low.

SignalTap

- Review resources

Flow Summary	
🔍 <<Filter>>	
Flow Status	Successful - Fri Sep 28 09:23:41 2018
Quartus Prime Version	18.0.0 Build 614 04/24/2018 SJ Lite Edition
Revision Name	signaltap_example
Top-level Entity Name	signaltap_example2_de10
Family	MAX 10
Device	10M50DAF484C7G
Timing Models	Final
Total logic elements	588 / 49,760 (1 %)
Total registers	437
Total pins	21 / 360 (6 %)
Total virtual pins	0
Total memory bits	768 / 1,677,312 (< 1 %)
Embedded Multiplier 9-bit elements	0 / 288 (0 %)
Total PLLs	0 / 4 (0 %)
UFM blocks	0 / 1 (0 %)
ADC blocks	0 / 2 (0 %)

Our design has 4 registers, a little logic and 21 pins – everything else is part of SignalTap