# **Direct Memory Access**

## Last updated 4/29/20

- Consider
  - Need to load a page from disk to main memory
  - Need to transfer an MP3 file from memory to an audio block
  - Need to copy a file from your computer to a flash drive

• All of these transactions need to be managed in some way

- Data transfer
  - Use the CPU to transfer the data
  - CPU reads a word from the hard drive
  - CPU writes a word to main memory
  - Repeat
  - If the transfers are fast the CPU cannot accomplish anything else
  - If the transfers are slow, the CPU will constantly be changing it's context in response to interrupts

...

Request word DO something else Interrupt – word ready Get word and submit write Do something else Interrupt – write complete Submit request for next word



Remove the CPU from the ongoing operation



- DMA
  - Remove the CPU from the ongoing operation
    - CPU tells the DMAC where to get the data
    - CPU tells the DMAC how much data to get
    - CPU tells the DMAC where to put the data
    - CPU grants the DMAC control of the bus
      - Meanwhile the CPU operates on registers, cache data, ...





Transfer modes



- Burst mode
  - Once the DMA has control of the bus it keeps it until transfer is complete
- Cycle stealing mode
  - DMA interleaves requests with CPU 1-1 1-2 1-4, ...
- Transparent mode
  - CPU reclaims the bus any time it needs it
  - DMA remembers where it was and continues as soon as the CPU releases the bus

#### DMA – Modern example



#### DMA – Modern example



- DMA Modern example
  - Instruction Execution Engine
    - Reads instructions from its cache
    - Supports a separate PC for each DMA channel
      - Up to 8 DMA channels  $\rightarrow$  8 concurrent threads
    - 1 thread for management
    - Executes 1 management instruction then 1 channel instruction
      - Changes channel threads each cycle (round robin)



- DMA Modern example
  - Read/Write instruction queues



- Load instructions are written to the read instruction queue
- Store instructions are written to the write instruction queue
- Instructions then execute out of the queue via the AXI protocol

- DMA Modern example
  - Multi-FIFO
    - Buffers data in/out for each channel
    - Single FIFO with width matched to bus width
      - Can pack and unpack narrower data
      - E.g. 32 bit width can hold 2 16 bit data values
    - Individual channels can be variable depth
    - Sum of all channels must not exceed physical size



• DMA – Instruction Set

		Thread usage:		
Mnemonic	Instruction	•	M = DMA manager	
		•	C = DMA channel	
DMAADDH	Add Halfword	-	С	
DMAADNH	Add Negative Halfword	-	С	
DMAEND	End	М	С	
DMAFLUSHP	Flush and Notify Peripheral	-	С	
DMAGO	Go	М	-	
DMAKILL	Kill	М	С	
DMALD	Load	-	С	
DMALDP	Load and Notify Peripheral	-	С	
DMALP	Loop	-	С	
DMALPEND	Loop End	-	С	
DMALPFE	Loop Forever	-	С	
DMAMOV	Move	-	С	
DMANOP	No operation	М	С	
DMARMB	Read Memory Barrier	-	С	
DMASEV	Send Event	М	С	
DMAST	Store	-	С	
DMASTP	Store and Notify Peripheral	-	С	
DMASTZ	Store Zero	-	С	
DMAWFE	Wait For Event	М	С	
DMAWFP	Wait For Peripheral	-	С	
DMAWMB	Write Memory Barrier	-	С	

- DMA Instruction Set
  - DMALP Icx #
  - DMALPEND
    - Loop instructions
    - lcx loop counter x, 0-8
    - # number of iterations, 1-256

- DMA Instruction Set
  - DMALD
  - DMAST
    - LD loads values from the peripheral into the MFIFO using the AXI tags the MFIFO entry with the correct channel #
    - ST Stores values into the peripheral from the MFIFO using the AXI tags the MFIFO entry with the correct channel #

- DMA Instruction Set
  - DMAMOV REG #
    - Load immediate value # into register REG

- DMAEND
  - Transfer is complete

- DMA Key Registers
  - Source address registers
    - Used for loads
    - 32 bit addressing

0x400	SAR0	Source address for DMA channel 0
0x420	SAR1	Source address for DMA channel 1
0x440	SAR2	Source address for DMA channel 2
0x460	SAR3	Source address for DMA channel 3
0x480	SAR4	Source address for DMA channel 4
0x4A0	SAR5	Source address for DMA channel 5
0x4C0	SAR6	Source address for DMA channel 6
0x4E0	SAR7	Source address for DMA channel 7

- DMA Key Registers
  - Destination address registers
    - Used for stores
    - 32 bit addressing

0x404	DAR0
0x424	DARI
0x444	DAR2
0x464	DAR3
0x484	DAR4
0x4A4	DAR5
0x4C4	DAR6
0x4E4	DAR7

Destination address for DMA channel 0 Destination address for DMA channel 1 Destination address for DMA channel 2 Destination address for DMA channel 3 Destination address for DMA channel 4 Destination address for DMA channel 5 Destination address for DMA channel 6 Destination address for DMA channel 7

© tj

- DMA Key Registers
  - Channel control registers
    - Used for setting up transactions

0x408	CCR0	Channel control for DMA channel 0
0x428	CCR1	Channel control for DMA channel 1
0x448	CCR2	Channel control for DMA channel 2
0x468	CCR3	Channel control for DMA channel 3
0x488	CCR4	Channel control for DMA channel 4
0x4A8	CCR5	Channel control for DMA channel 5
0x4C8	CCR6	Channel control for DMA channel 6
0x4E8	CCR7	Channel control for DMA channel 7

- DMA Key Registers
  - Channel control registers



- DMA Key Registers
  - Channel control registers assembler directives

Syntax	Description	Options	Default
SA	Source address increment. Sets the value of ARBURST[0].	I = Increment F = Fixed	I
SS	Source burst size in bits. Sets the value of ARSIZE [2:0].	8, 16, 32, 64, or 128	<sup>8</sup> Limited to 16 byte beats
SB	Source burst length. Sets the value of ARLEN[3:0].	1 to 16	<sup>1</sup> Limited to 16 beat bursts
SP	Source protection.	0 to 7ª	0
SC	Source cache.	0 to 15 <sup>ab</sup>	0
DA	Destination address increment. Sets the value of AWBURST[0].	I = Increment F = Fixed	I
DS	Destination burst size in bits. Sets the value of AWSIZE[2:0].	8, 16, 32, 64, or 128	8
DB	Destination burst length. Sets the value of AWLEN[3:0].	1 to 16	1
DP	Destination protection.	0 to 7ª	0
DC	Destination cache.	0 to 15 <sup>ac</sup>	0
ES	Endian swap size, in bits.	8, 16, 32, 64, or 128	8

#### • Example 1

 Write a code snippit to transfer 8, 32 bit words from memory mapped location 0x1000 to location 0x2000. (assume a 32bit AXI data bus)

DMAMOV CCR SB8 SS32 SA1 DMAMOV CCR DB8 DS32 DA1 DMAMOV SAR 0x1000 DMAMOV DAR 0x2000

DMALD DMAST // set up 32 bit beat, 8 beat burst at source, incrementing
// set up 32 bit beat, 8 beat burst at destination, incrementing
// set source address
// set destination address

// load from 0x1000 to MFIFO
// store from MFIFO to 0x2000

#### • Example 2

 Write a code snippit to transfer 128, 32 bit words from memory mapped location 0x4000 to location 0x5000. (assume a 32bit AXI data bus)

Note – max burst length is 16 beats

DMAMOV CCR SB8 SS32 SA1 DMAMOV CCR DB8 DS32 DA1 DMAMOV SAR 0x4000 DMAMOV DAR 0x5000

DMALP Ic2 16 DMALD DMAST DMALPEND // set up 32 bit beat, 8 beat burst at source, incrementing
// set up 32 bit beat, 8 beat burst at destination, incrementing
// set source address
// set destination address

// set up to do 16 transfers
// load from 0x4000 to MFIFO
// store from MFIFO to 0x5000

- Examples 1 and 2
  - How much of the MFIFO was used in example 1
    - 8 words
  - How much of the MFIFO was used in example 2
    - 8 words