

EE 4980
Modern Electronic Systems

HW 3

2) Identify the properties for each memory type

10 pts

	R/W	Static/Dynamic	Storage Element	Relative Density 1= high, 5=low
ROM				
SRAM				
SDRAM				
NAND Flash				
NOR Flash				

Using the DDR3 DRAM from the class/notes, provide the latency from Activate to data out in clock cycles and ns assuming 933MHz operation and CL=12 - 10 pts

How long does it take to completely output an 8 beat burst - 10 pts

Briefly explain

20 pts

a) Why is the signal swing on a DRAM bitline so small

b) How is a DRAM cell refreshed (at the bit/cell level)

4) Calculate the approximate time it would take a 50fF dram capacitor to discharge to 80% of its programmed value (0.9v) assuming leakage of $40 \times 10^{-15} \text{A/cell}$ - 5 pts

Using 100ms as our required refresh interval for a bit cell, 2 clock cycles / refresh, 200MHz clock, and a 256Mb square array, how much time is used for a full refresh 5 pts

What percentage of the overall memory availability is lost due to refresh 5 pts

Memory Architecture

15 pts

a) How many bits are stored in each memory below

16Mb, x4

32Mbx16

b) Assuming a 4Gb, x4 memory with 4 banks, a RAS/CAS addressing structure, and a square array

How many total address pins does this memory need

Search and Think

20 pts

Intel hypes its “OPTANE” memory, provide a short description of how this memory stores its bits and how they are accessed (read/write)