


# Parallel Communications On-Chip

Last updated 3/27/20

A faded, light-colored image of a microchip die is visible in the background of the lower half of the slide. The die shows a complex grid of circuitry and various colored regions (yellow, blue, brown) representing different functional blocks or materials.

# Parallel Communications


- Simplified on-chip bus structure



# Parallel Communications

- Common On-chip buses
  - ARM – AMBA (AXI, AHB, APB)
  - IBM – Core-Connect (PLB, OPB, DCR)
  - ST – ST Bus
  - Intel – QuickPath (multilane serial??)
  - AMD – HyperTransport (standard)


Figure 6. Intel® QuickPath Interconnect



# Parallel Communications

- Intel – History

- North Bridge
- South Bridge




Intel® P45 Express Chipset Block Diagram

# Parallel Communications

- Intel – History

- “Chipset”



\* Other Names and Brands maybe claimed as property of others.  
 \*\* Includes Intel Smart Response Technology, Intel Rapid Start Technology, and Intel Smart Connect Technology.


..... Optional




# Parallel Communications

- Intel – History
  - “Chipset”

**Figure 3. Shared Front-side Bus, up until 2004**



**Figure 4. Dual Independent Buses, circa 2005**




# Parallel Communications


- Intel – History

- “Chipset”

**Figure 5. Dedicated High-speed Interconnects, 2007**




**Figure 6. Intel® QuickPath Interconnect**



# Parallel Communications

- Intel – History
  - Ultra Path Interconnect
    - Coherent Snoop Architecture






# Parallel Communications

- ARM
  - AMBA – Advanced Microprocessor Bus Architecture
    - CHI- Coherent Hub Interface - The highest performance, used in networks and servers
    - ACE - AXI Coherency Extensions - Used in [big.LITTLE™](#) systems for smartphones, tablets, etc.
    - AXI - Advanced eXtensible Interface - The most widespread AMBA interface. Connectivity up to 100's of Masters and Slaves in complex SoC's
    - AHB - Advanced High-Performance Bus - The main system bus in microcontroller usage
    - APB - Advanced Peripheral Bus - Minimal gate count for peripherals
    - ATB - Advanced Trace Bus - For moving trace data around the chip


# Parallel Communications

- ARM - APB
- Advanced Peripheral Bus




# Parallel Communications

- ARM - APB
  - APB Bridge
  - Connects the system bus to the APB



# Parallel Communications


- ARM - APB
  - APB Slave
  - Integrated into each peripheral tied to the APB





# Parallel Communications

- ARM - APB





# Parallel Communications

- AMBA - APB

- Signals

- PCLK – Derived system clock – gated, frequency
- PRESET – Derived system reset
- PADDR – Memory mapped address – up to 32 bits
- PSELx – Peripheral select
- PENABLE – Used for signaling
- PWRITE – Write signal
- PWDATA – Data to Write to the peripheral – up to 32 bits
- PRDATA – Data to Read from the peripheral – up to 32 bits
  
- PREADY – Allows peripherals to extend a data transfer
- PSTRB – Used to select a byte to update on a write (2 bits)
- PSLVERR – Indicates the slave detected an error
- PPROT – Indicates transaction type: Regular, Privileged, Secure (2 bits)

# Parallel Communications

- AMBA - APB

- Write

SETUP

@T1


Bridge

→ Address

→ Write

→ Select

→ Data



# Parallel Communications

- AMBA - APB


- Write

ACCESS

@T2

Bridge  
→ ENABLE

Slave  
→ READY



**All APB transactions are at least 2 cycles long – 1st clock after  
READY goes high**


# Parallel Communications

- AMBA - APB
  - Write

@T3 (1 clk after READY goes  $\uparrow$ )

Slave has captured the data


Bridge  
→ ENABLE low  
Slave  
→ READY low



ADDR, WRITE, SEL and DATA must be stable through T3

# Parallel Communications

- AMBA - APB
  - Extended Write
  - Slave uses READY signal to delay the completion of the write





# Parallel Communications

- AMBA - APB

- Read

SETUP


@T1

Bridge

→ Address

→ Write

→ Select



# Parallel Communications

- AMBA - APB

- Read

ACCESS

@T2


Bridge

→ ENABLE

Slave

→ READY

→ Data



**All APB transactions are at least 2 cycles long – 1 clock after  
READY goes high**


# Parallel Communications

- AMBA - APB
  - Read

@T3 (1 clk after READY goes ↑)

Bridge has captured the data


Bridge  
→ ENABLE low  
Slave  
→ READY low



ADDR, WRITE, SEL and DATA must be stable through T3


# Parallel Communications

- AMBA - APB
  - Extended Read
  - Slave uses READY signal to delay the completion of the read



# Parallel Communications

- AMBA - APB
- State Diagram






# Parallel Communications

- AMBA - APB
- Special Note
  - Even though the APB has separate Read and Write Data paths it is not capable of full duplex operation.
  - Why ?


# Parallel Communications

- AMBA - APB




# Parallel Communications

- AMBA - APB




# Parallel Communications

- AMBA – AHB-Lite
  - Single Master System Bus



# Parallel Communications

- AMBA – AHB-Lite
- Single Master System Bus






# Parallel Communications

- AMBA – AHB-Lite


- Master



# Parallel Communications


- AMBA – AHB-Lite

- Slave



# Parallel Communications

- AMBA – AHB-Lite



# Parallel Communications

- AMBA – AHB-Lite


- Signals

- HCLK – Derived system clock – gated, frequency
    - HRESET – Derived system reset
  
    - HADDR – Memory mapped address –32 bits
    - HSEL – Slave select – via decoder
  
    - HWDATA – Write Data – ? bits – to slave
    - HRDATA – Read Data – ? bits – from slave via multiplexor
    - HWRITE – Read/Write
  
    - HBURST – Burst mode select (3 bits)
    - HMASTLOCK – Locked Transaction
    - HPROT – Protected access control (4 bits)
    - HSIZE – Size of data transfer (3 bits)
    - HTRANS – Transfer Type (2 bits)
  
    - HREADY – Transfer is complete – to slaves
    - HREADYOUT – Transfer is complete – from slave via multiplexor
    - HRESP – Transfer error – from slave via multiplexor



# Parallel Communications


- AMBA – AHB-Lite
  - Basic Data Transfer
    - 2 clock cycles
    - Read





# Parallel Communications


- AMBA – AHB-Lite
  - Basic Data Transfer
    - 2 clock cycles
    - Write




# Parallel Communications

- AMBA – AHB-Lite
  - Basic Data Transfer
    - 2 clock cycles
    - With wait states

READ



WRITE



# Parallel Communications

- AMBA – AHB-Lite
  - Transfer Size
    - AHB supports multiple sizes of data transfer
    - Allows transfer of LESS than full bus width data
      - Eg. A 32 bit data bus would only allow [000], [001], [010] states
  - 1 transfer is called a Beat

| HSIZE[2] | HSIZE[1] | HSIZE[0] | Size (bits) | Description |
|----------|----------|----------|-------------|-------------|
| 0        | 0        | 0        | 8           | Byte        |
| 0        | 0        | 1        | 16          | Halfword    |
| 0        | 1        | 0        | 32          | Word        |
| 0        | 1        | 1        | 64          | Doubleword  |
| 1        | 0        | 0        | 128         | 4-word line |
| 1        | 0        | 1        | 256         | 8-word line |
| 1        | 1        | 0        | 512         | -           |
| 1        | 1        | 1        | 1024        | -           |

# Parallel Communications

- AMBA – AHB-Lite
  - Burst Operation
    - AHB supports multiple beat transfers – called a burst
    - Bursts of 1,4,8,16 or an undefined # of beats are allowed
  - Incrementing burst
    - Advance the address by HSIZE for each beat
  - Wrapping burst
    - Advances the address by HSIZE for each beat  
UNTIL  
The address reaches an address boundary (defined as  $\text{MOD}(\text{HSIZE} * \text{Burst length})$ )  
THEN  
The address wraps back around to the beginning of the boundary and continues

All addresses must be aligned with beat boundaries



# Parallel Communications

- AMBA – AHB-Lite

- Burst Operation

- Examples

| HBURST[2:0] | Type   | Description                            |
|-------------|--------|--|
| b000        | SINGLE | Single burst                           |
| b001        | INCR   | Incrementing burst of undefined length |
| b010        | WRAP4  | 4-beat wrapping burst                  |
| b011        | INCR4  | 4-beat incrementing burst              |
| b100        | WRAP8  | 8-beat wrapping burst                  |
| b101        | INCR8  | 8-beat incrementing burst              |
| b110        | WRAP16 | 16-beat wrapping burst                 |
| b111        | INCR16 | 16-beat incrementing burst             |

- An 8-beat incrementing burst of half word (2-byte) accesses with a start address of 0x34 then consists of eight transfers to addresses 0x34, 0x36, 0x38, 0x3A, 0x3C, 0x3E , 0x40 and 0x42
    - A four-beat wrapping burst of word (4-byte) accesses wraps at 16-byte boundaries. Therefore, if the start address of the transfer is 0x34, then it consists of four transfers to addresses 0x34, 0x38, 0x3C, and **0x30**



# Parallel Communications

- AMBA – AHB-Lite


- Transfer Types

- IDLE
  - No transfer is required
- BUSY
  - Master requests a wait
- NONSEQ
  - Single transfer or first transfer of a burst
- SEQ
  - 2<sup>nd</sup> and subsequent transfers of a burst

| Type   | HTRANS[1:0] |
|--------|-------------|
| IDLE   | b 0 0       |
| BUSY   | b 0 1       |
| NONSEQ | b 1 0       |
| SEQ    | b 1 1       |


# Parallel Communications

- AMBA – AHB-Lite
- Example – transfer types




# Parallel Communications

- AMBA – AHB-Lite
- Example – wrapping burst – 4 beats



# Parallel Communications


- AMBA – AHB-Lite
- Example – incrementing burst – 4 beats w/wait





# Parallel Communications


- AMBA – AHB-Lite
- Example – wrapping burst – 8 beats






# Parallel Communications

- AMBA – AHB-Lite
- Example – incrementing burst – 8 beats - halfword



# Parallel Communications

- AMBA – AHB-Lite
- Example – undefined burst




# Parallel Communications

- AMBA – AHB-Lite
  - Slave Response
  - The slave uses the HRESP signal and the HREADY signal to confirm transactions
    - HRESP = 0 → OK (no known problem)
      - Unless an error is detected – the slave must respond with OK (idle, busy, ...)
    - HRESP = 1 → ERROR (something has gone wrong)
      - A two-cycle response is required for an error condition with **HREADY** being asserted in the second cycle

| HRESP | HREADY                      |                               |
|-------|-----------------------------|-------------------------------|
|       | 0                           | 1                             |
| 0     | Transfer pending            | Successful transfer completed |
| 1     | ERROR response, first cycle | ERROR response, second cycle  |

# Parallel Communications


- AMBA – AHB-Lite
- Example – Error condition





# Parallel Communications

- AMBA – AHB-Lite
  - Locked Transaction
    - HMASTLOCK can be used to indicate the sequence is indivisible and to ensure slaves operate IN ORDER





# Parallel Communications

- AMBA – AHB-Lite
  - Transfer Protection
    - HPROT[3:0] is used for transaction protection


| HPROT[3]<br>Cacheable | HPROT[2]<br>Bufferable | HPROT[1]<br>Privileged | HPROT[0]<br>Data/Opcode | Description       |
|-----------------------|------------------------|------------------------|-------------------------|-------------------|
| -                     | -                      | -                      | 0                       | Opcode fetch      |
| -                     | -                      | -                      | 1                       | Data access       |
| -                     | -                      | 0                      | -                       | User access       |
| -                     | -                      | 1                      | -                       | Privileged access |
| -                     | 0                      | -                      | -                       | Non-bufferable    |
| -                     | 1                      | -                      | -                       | Bufferable        |
| 0                     | -                      | -                      | -                       | Non-cacheable     |
| 1                     | -                      | -                      | -                       | Cacheable         |

# Parallel Communications

- AMBA – AHB-Lite
  - Default Slave
    - Any time the address map is not full a default slave must be created
      - All non-filled addresses must point to the slave
      - Any Sequential or non-sequential accesses must respond with an ERROR
      - Any Idle or busy accesses must respond with OK


# Parallel Communications

- AMBA – AHB-Lite
- Decoder



# Parallel Communications

- AMBA – AHB-Lite
  - Multiplexor




All non-mapped addresses

# Parallel Communications

- AMBA – AHB

- The full version of AHB supports multiple masters on a single bus fabric





# Parallel Communications


- AMBA – AHB

- Additional Signals

- HBUSREQ<sub>x</sub> – Bus request from master (x) – 16 max
- HGRANT<sub>x</sub> - Bus grant to master (x) from the arbiter
- HMASTER[3:0] – Identifies which master currently has bus access
- HSPLIT<sub>x</sub>[15:0] – Slave signal to indicate which master may have split access
- HLOCK<sub>x</sub> – Master (x) would like locked access to the bus
- HRESP[1:0] – Slave response signals
  - OKAY, ERROR
  - RETRY – Master should retry the transfer
  - SPLIT – Master should release the bus, slave will inform the arbiter when it can continue


# Parallel Communications

- AMBA – AHB
  - Bus Request/Grant
    - Master must request access to the bus
    - Arbiter grants request
      - Round robin
      - Fixed priority




# Parallel Communications

- AMBA – AHB
- Bus Request/Grant



# Parallel Communications

- AMBA – AHB
- Bus Request/Grant



# Parallel Communications

- AMBA – AHB

- Split Access

1. The master starts the transfer in an identical way to any other transfer and issues address and control information
2. If the slave is able to provide data immediately it may do so. If the slave decides that it may take a number of cycles to obtain the data it gives a SPLIT transfer response. During every transfer the arbiter broadcasts a number, or tag, showing which master is using the bus. The slave must record this number, to use it to restart the transfer at a later time.
3. The arbiter grants other masters use of the bus and the action of the SPLIT response allows bus master handover to occur. If all other masters have also received a SPLIT response then the default master is granted.



# Parallel Communications

- AMBA – AHB

- Split Access – cont'd

4. When the slave is ready to complete the transfer it asserts the appropriate bit of the **HSPLITx** bus to the arbiter to indicate which master should be regranted access to the bus.

5. The arbiter observes the **HSPLITx** signals on every cycle, and when any bit of **HSPLITx** is asserted the arbiter restores the priority of the appropriate master.

6. Eventually the arbiter will grant the master so it can re-attempt the transfer. This may not occur immediately if a higher priority master is using the bus.

7. When the transfer eventually takes place the slave finishes with an OKAY transfer response.