
Processors - Basics

Last modified 4/20/20



© tj

- Tool Chain
 - CodeEntry
 - filename.c
 - Text editor
 - Integrated Development Environment
 - Code Composer
 - Eclipse

Code Entry

- Tool Chain
 - Preprocessor
 - Deals with any commands starting with #
 - Tells the tool chain to include additional libraries
 - Replaces any "defines" throughout the code
 - Expands macros throughout the code
 - Manages any conditional defines

PreProcessor

- Tool Chain
 - Compiler
 - Converts c-code to assembly language
 - Assembly language
 - Architecture specific programming language
 - Direct access to specific registers, commands, memory

Idi R2, 5; sts R2, 0x0200; add R2, R1; // load register R2 with the value 5
// copy the value in R2 to memory location 0x200
// add the values of R2 and R1 and store in R2

Compiler

© tj

- Tool Chain
 - Assembler
 - Converts assembly language to machine language
 - Result is an object file (file.o)
 - Machine language
 - Part specific programming language
 - Binary representation that the processor understands

1001 1000 1010 1101 1100 1011 1001 1100 1100 1010 1100 0011 // load register R2 with the value 5
// copy R2 to memory location 0x200
// add R2, R1 and store in R2

Assembler

- Tool Chain
 - Linker


Linker

- Combines the machine language code from your program with all included libraries
- Configures all the code in memory
 - Aligns code segments
 - Makes connections where necessary (function calls)
 - Assigns variables spots in memory
- Creates an executable file file.out (file.exe for windows systems)

- Tool Chain
 - Loader (programmer)
 - Creates whatever environment is necessary on the executing machine
 - Loads the executable program
 - Starts the program


Loader

- Simplified Processor Structure
 - Program Counter
 - Holds the memory address for the next instruction
 - Program Memory
 - Holds the program instructions
 - Decoder
 - Converts instructions (machine code) into control signals
 - Register File
 - Local working memory (for ALU)
 - ALU
 - Arithmetic Logic Unit
 - Does "calculations"
 - Data Memory
 - Holds data for future processing



- 5 Stages of Instruction Execution
 - Fetch (IF)
 - Decode / Register Access (ID)
 - Execute (EX)
 - Memory Access (MEM)
 - Write Back (WB)

- Instruction Fetch
 - Clock the PC
 - New address is provided to the memory
 - Memory provides instruction to its output
 - Next address is provided to PC input
 - Memory is Byte Addressed
 - Instructions are 4 bytes wide
 - \rightarrow increment by 4



Instruction format (MIPS)

BASIC INSTRUCTION FORMATS opcode rd. shamt funct R nt. Register - Register 13 26 25 21.20 16-15 11 10 6.5 31 opcode immediate Immediate / Load/Store rt. 15 26.25 21 20 16 15 31 0 Jump address opcode Л 26.25 31 0

Instruction format (MIPS)

REGISTER NAME, NUMBER, USE, CALL CONVENTION


NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
Szero	0	The Constant Value 0	N.A.
Şat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
Sgp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
Şra	31	Return Address	Yes

Instruction format (MIPS)

					VED.		
CORE INSTRUCTION SET					OPCODE		
		FOR-			/ FUNCT		
NAME, MNEMC	NIC	MAT	OPERATION (in Verilog)		(Hex)		
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0/20 _{hex}		
Add Immediate	add1	1	R[rt] - R[rs] + SignExtImm	(1,2)	8 _{hex}		
Add Imm. Unsigned	addiu	I	R[rt] - R[rs] + SignExtImm	(2)	9 _{hex}		
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0/21 _{hex}		
And	and	R	R[rd] - R[rs] & R[rt]		0/24 _{hex}		
And Immediate	and1	1	R[rt] – R[rs] & ZeroExtImm	(3)	Chex		
Branch On Equal	beq	I	if(R[rs]R[rt]) PC-PC+4+BranchAddr	(4)	4 _{hex}		
Branch On Not Equa	Ibne	I	if(R[rs]!-R[rt]) PC-PC+4+BranchAddr	(4)	5 _{hex}		

Instruction format (MIPS)


add \$S0, \$T2, \$S3 -- add register T2 to register S3 and store result in register S0



Decode / Register Access


Decode

Use first and last 6 bits of the instruction




•

- Execute
 - ALU executes all arithmetic and logical instructions




© tj

- Memory Access
 - Load / Store Instructions
 lw \$t4,4(\$t0) # load \$t4 from memory location (\$t0)+4
 - Address is calculated by adding the offset to the value in a register
 - Use the ALU to add register value to the offset
 - Since the offset is only 16 bits and is in 2's compliment format
 - Must sign extend the offset to 32 bits




- Write Back
 - Write results or memory value back to a register
 - Write data comes from ALU (result) or
 - Write data comes from data memory




- Missing Pieces branches
 - Read register operands
 - Compare operands
 - Use ALU, subtract and check Zero output
 - Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - Add to PC + 4
 - Already calculated by instruction fetch


20



What about the bits that shift off the end?




• Full Datapath




21


Datapath Control



Datapath Control – Rtype Instruction




Datapath Control – LW Instruction




EE 4980 – MES

Datapath Control – BEQ




EE 4980 - MES


After completion of the instruction "add \$s3,\$t3,\$s7" indicate the value of each data bus. Assume \$t3=0xDCBA, \$s7=0x4321, and the instruction was located at memory location 0x1220, use x for unknown



After completion of the instruction "add \$s3,\$t3,\$s7" indicate the value of each data bus. Assume \$t3=0xDCBA, \$s7=0x4321, and the instruction was located at memory location 0x1220, use x for unknown



After completion of the instruction "add \$s3,\$t3,\$s7" indicate the value of each data bus. Assume \$t3=0xDCBA, \$s7=0x4321, and the instruction was located at memory location 0x1220, use x for unknown



Simple Data Pi

MIPS Greed Card

H	ļ					٩	6	
ethe		MIPS	Re	fer	ence D	ata		
tog	-	CORE INSTRUCT	ION SE	т				OPCODE
4				FOR				/ FUNCT
p	1	NAME, MNEMO		MAT		ATION (in Verilog)	·	(Hex)
8	1	Add	add	R	R[rd] – R[rs]			0/20 _{hex}
s	÷	Add Immediate	addi	1		+ SignExtImm	(1,2)	8 _{hex}
Ē		Add Imm. Unsigned				+ SignExtImm	(2)	9hex
른		Add Unsigned	addu	R	R[rd] - R[rs]			0/21 _{hex}
્ય	1	And	and	R	R[rd] - R[rs]		(2)	0/24 _{hex}
de	÷	And Immediate	andi	I		& ZeroExtImm	(3)	Chex
2. Fold bottom side (columns 3 and 4) together	Î	Branch On Equal	beq	I		BranchAddr	(4)	4 _{hex}
otto	i	Branch On Not Equa		I		BranchAddr	(4)	5 _{hex}
цЪ.	1	Jump	1	1	PC-JumpAd		(5)	2 _{hex}
10		Jump And Link	jai	1		;PC-JumpAddr	(5)	3 _{hex}
-	1	Jump Register	jr –	R	PC-R[rs]			0/08 _{hex}
p	1	Load Byte Unsigned	1bu	I		nExtImm](7:0)}	(2)	24 _{hex}
E	1	Load Halfword Unsigned	1hu	I	R[rt]-{16'b0),M[R[rs] nExtImm](15:0)}	(2)	25 _{hex}
e	1	Load Linked	11	I		[rs]+SignExtImm]	(2,7)	30 _{hex}
ara	1	Load Upper Imm.	lui	i	R[rt] - {imm		(-,-)	fhex
ŝ.	÷	Load Word	1w	i		[rs]+SignExtImm]	(2)	23hex
os		Nor	DOL	R	$R[rd] = \sim (R)$		(4)	0/27 _{hex}
6	1	Or	OT	R	R[rd] - R[rs]			0/25 _{hex}
.ē	1	Or Immediate	ori	I		ZeroExtImm	(3)	
Ia		Set Less Than	slt	R		s] < R[rt]) ? 1 : 0	(3)	0 / 2a _{hex}
f	1	Set Less Than Imm.	slti	I] < SignExtImm)? 1	- 0 (D)	ahex
DG 1	1	Set Less Than Imm.] < SignExtImm)	.0(2)	
²⁰	1	Unsigned	sltiu	I		?1:0	(2,6)	bhex
alo	÷	Set Less Than Unsig	.sltu	R	R[rd] - (R[rs	s] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}
=	1	Shift Left Logical	s 11	R	R[rd] - R[rt]	<< shamt		0/00 _{hex}
2		Shift Right Logical	srl	R	R[rd] - R[rt]	>> shamt		0/02 _{hex}
	L	Store Byte	sb	I	M[R[rs]+Sig	nExtImm](7:0) – R[rt](7:0)	(2)	28 _{hex}
۲.p.	-	Store Conditional	sc	I		nExtImm] - R[rt];] - (atomic) ? 1 : 0	(2,7)	38 _{hex}
Reference Data Card ("Green Card") 1. Pull along perforation to separate card	1	Store Halfword	sh	I	M[R[rs]+Sig	nExtImm](15:0) - R[rt](15:0)	(2)	29 _{hex}
eer	i.	Store Word	59	I	M[R[rs]+Sig	nExtImm] – R[rt]	(2)	2bhex
Æ.		Subtract	sub	R	R[rd] - R[rs]] - R[rt]	(1)	0/22 _{hex}
5	1	Subtract Unsigned	subu	R	R[rd] - R[rs]] - R[rt]		0/23 _{hex}
72	1				se overflow e			
5	i.					nmediate[15]}, imn b'0}, immediate }	nediate	}
ĕ						nmediate[15]}, imm	nediate,	2'b0 }
at	I		(5) Jur	npAd	dr = { PC+4	[31:28], address, 2'	Ъ0 }	
e D	L					nsigned numbers (v R[rt] – 1 if pair aton		
nco	1	BASIC INSTRUCT				of of the state of		and another the
ere		R opcode		3	rt T	rd shan	nt	funct
efe	1		26 25		20 16		6.5	
	1	I opcode		3	rt	imme		
MIPS	1		26 25	21	20 16			
Ξ		J opcode				address		
2		31	26 25					



ARITHMETIC CORE INSTRUCTION SET

	TION SET	/FMT/FT
FOR-		/FUNCT
NAME, MNEMONIC MAT	OPERATION	(Hex)
	f(FPcond)PC-PC+4+BranchAddr	
Branch On FP False beir FI i	f(!FPcond)PC-PC+4+BranchAdd	r(4) 11/8/0/
	Lo–R[rs]/R[rt]; Hi–R[rs]%R[rt]	0///1a
	Lo-R[rs]/R[rt]; Hi-R[rs]%R[rt]	(6) 0///lb
	F[fd]-F[fs]+F[ft]	11/10//0
Double add.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} \cdot {F[ft],F[ft+1]}$	+ 11/11//0
FP Compare Single c.x.s* FR 1	FPcond – (F[fs] op F[ft])?1:0	11/10//y
FP Compare Double c.x.d* FR	FPcond = ({F[fs],F[fs+1]} op {F[ft],F[ft+1]})? 1:0 -, <, or <-) (y is 32, 3c, or 3e) F[fd] = F[fs1 / F[ft]	11/11//y
* (X is eq, it, of ie) (op is = FP Divide Single div.s FR]	=, <, or <=) (y is 32, 3c, or 3e) F[fd] = F[fs] / F[ft]	11/10//3
ED Divida	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} /	/
Double div.d FR	{F[ft],F[ft+1]} = {F[ft],F[ft+1]}	11/11//3
FP Multiply Single mul.s FR J	F[fd] - F[fs] * F[ft]	11/10//2
	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} = {F[ft],F[ft+1]}$	* 11/11//2
	F[fd]-F[fs] - F[ft]	11/10//1
FP Subtract Double sub.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	- 11/11//1
Load FP Single 1wc1 I J	F[rt]-M[R[rs]+SignExtImm]	(2) 31///
Load FP Ideal I	F[rt]-M[R[rs]+SignExtImm];	(2) 35//
Double 1001 1	F[rt+1]-M[R[rs]+SignExtImm+4]	33///
	R[rd] – Hi	0///10
	R[rd] – Lo	0///12
	R[rd] – CR[rs]	10 /0//0
	{Hi,Lo} – R[rs] * R[rt]	0///18
	{Hi,Lo} – R[rs] * R[rt]	(6) 0///19
	R[rd] – R[rt] >>> shamt	0///3
	M[R[rs]+SignExtImm] – F[rt]	(2) 39///
	M[R[rs]+SignExtImm] – F[rt];	(2) 3d///
Double Soci 1	M[R[rs]+SignExtImm+4] = F[rt+1]	1
FLOATING-POINT INSTRUCT	ON FORMATS	
FR opcode fmt	ft fs fd	funct
31 26 25 21	20 16 15 11 10	65 0
31 26 25 21 FI opcode fmt	20 16 15 11 10 ft immedi	65 0
31 26 25 21 FI opcode fmt 31 26 25 21	20 16 15 11 10 ft immedi	65 0
31 26 25 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET	20 16 15 11 10 ft immedi 20 16 15	65 0 iate 0
31 26 25 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT	6 5 0 iate 0
31 26 25 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME NAME NAME Branch Less Than	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t iff(R[rs] <r[rt])pc -<="" td=""></r[rt])pc>	6 5 0 iate 0 TION - Label
31 26 25 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than	25 16 15 11 10 ft immedi 25 16 15 MNEMONIC OPERAT blt if(R[rs] <r[rt]) pc-<="" td=""> bgt if(R[rs]<r[rt]) pc-<="" td=""></r[rt])></r[rt])>	6 5 0 iate 0 IION - Label - Label
31 26 25 21 FI opcode 31 fmt 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than Branch Less Than or Equal	25 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT blt if(R[rs]-R[rt]) PC- bgt if(R[rs]-R[rt]) PC- ble if(R[rs]-R[rt]) PC- ble if(R[rs]-R[rt]) PC-	65 0 iate 0 IION - Label - Label C - Label
I 26 25 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than or Equal	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt]) pc-<="" td=""> bgt if(R[rs]<r[rt]) pc-<="" td=""> b1a if(R[rs]<r[rt]) pc-<="" td=""> b2a if(R[rs]<r[rt]) pc-<="" td=""> b3a if(R[rs]<r[rt]) pc-<="" td=""></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])>	65 0 iate 0 IION - Label - Label C - Label
31 26 23 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than Branch Greater Than or Equal Load Immediate	25 16 15 11 10 ft immedi 25 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt]) pc<="" td=""> bgt if(R[rs]<r[rt]) pc<="" td=""> b1c if(R[rs]<r[rt]) pc<="" td=""> b2 if(R[rs]<r[rt]) pc<="" td=""> b1 if(R[rs]<r[rt]) pc<="" td=""> b1 if(R[rs]<r[rt]) pc<="" td=""> b1 if(R[rs]<r[rt]) pc<="" td=""> b1 if(R[rs]<r[rt]) pc<="" td=""> b2 if(R[rs]<r[rt]) pc<="" td=""> b2 if(R[rs]<r[rt]) pc<="" td=""> b2 if(R[rs]<r[rt]) pc<="" td=""> b3 if(R[rs]<r[rt]) pc<="" td=""> b4 if(R[rs]<r[rt]) pc<="" td=""></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])></r[rt])>	65 0 iate 0 IION - Label - Label C - Label
31 26 23 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than or Equal Load Immediate Move	25 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt]) pc<="" td=""> bgt if(R[rs]<r[rt]) pc<="" td=""> b1c if(R[rs]<r[rt]) pc<="" td=""> b2 if(R[rs]<-R[rt]) PC</r[rt])></r[rt])></r[rt])>	65 0 iate 0 IION - Label - Label C - Label
31 26 23 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than Branch Greater Than or Equal Load Immediate	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt])pc-< td=""> bgt if(R[rs]<r[rt])pc-< td=""> blag if(R[rs]<-R[rt])PC-</r[rt])pc-<></r[rt])pc-<>	6 5 0 iate 0 FION - Label - Label - Label 2 - Label 2 - Label
31 26 23 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, I NAME NAME NAME NUMBER	25 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt])pc-< td=""> bgt if(R[rs]<r[rt])pc-< td=""> bqt if(R[rs]<r[rt])pc-< td=""> bqt if(R[rs]<-R[rt])PC</r[rt])pc-<></r[rt])pc-<></r[rt])pc-<>	6 5 0 iate 0 FION - Label - Label - Label 2 - Lab
31 26 23 21 FI opcode 31 26 23 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Creater Than Branch Greater Than or Equal Branch Greater Than or Equal Branch Greater Than or Equal Move REGISTER NAME, NUMBER, NAME \$zero 0 The Colspan="2">The Colspan="2">Colspan="2">The Colspan="2">Colspan="2">The Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2"	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT blt if(R[rs] <r[rt]) pc-<="" td=""> bgt if(R[rs]<r[rt]) pc-<="" td=""> bga if(R[rs]<-R[rt]) PC-</r[rt])></r[rt])>	6 5 0 iate 0 FION - Label - Label - Label - Label - Label - Label - Label - Cabel - Cabel - Label - L
31 26 23 21 FI opcode 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, NAME NAME NUMBER Szero 0 The G Sat	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt]) pc<="" td=""> bgt if(R[rs]<r[rt]) pc<="" td=""> bgt if(R[rs]<r[rt]) pc<="" td=""> bge if(R[rs]<-R[rt]) PC</r[rt])></r[rt])></r[rt])>	6 5 0 iate 0 FION - Label - Label - Label 2 - Lab
31 26 23 21 FI opcode fmt 31 26 23 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than Branch Greater Than Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, I NAME Szero 0 Sat 1 Asset Sv0-Sv1 2-3 Value and E	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt]) pc<="" td=""> bqt if(R[rs]<-R[rt]) PC</r[rt])>	6 5 0 iate 0 FION - Label - Label - Label - Label - Label - Label - Label - CALL? NA. No No
31 26 23 21 FI opcode 31 26 23 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Creater Than Branch Greater Than or Equal Branch Greater Than or Equal Branch Greater Than or Equal Move REGISTER NAME, NUMBER, NUMBER Szero 0 Sat 1 Asset Sv0-\$v1 2-3 and E Sa0-\$a3 4-7 Argu	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt])pc-< td=""> bgt if(R[rs]<r[rt])pc-< td=""> b1t if(R[rs]<-R[rt])PC-</r[rt])pc-<></r[rt])pc-<>	6 5 0 iate 0 - Label - - Label - - Label 2 - Label 2 - Label 2 - Label 2 - Label 2 - Label 2 - Label 3 - NA - NO - NO
31 26 23 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME NAME Branch Less Than Branch Creater Than Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, NAME NUMBER Szero 0 Sv0-Sv1 2-3 Value Salo-Sa3 St0-St7 8-15	25 16 15 11 10 ft immedi 25 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt]) pc-<="" td=""> bgt if(R[rs]<-R[rt]) PC-</r[rt])>	6 5 0 iate 0 - Label - Label - Label 2 - Label 3 - No No No No No
31 26 23 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, I NAME NAME \$voe \$voe \$voe \$voe <tr< td=""><td>20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs]<r[rt])pc-< td=""> bgt if(R[rs]<r[rt])pc-< td=""> b1t if(R[rs]<-R[rt])PC-</r[rt])pc-<></r[rt])pc-<></td> b2 if(R[rs]<-R[rt])PC-</tr<>	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt])pc-< td=""> bgt if(R[rs]<r[rt])pc-< td=""> b1t if(R[rs]<-R[rt])PC-</r[rt])pc-<></r[rt])pc-<>	6 5 0 iate 0 FION - Label - Label - Label - Label - Label - Label - Label - Label - Label NO NO No Yes
31 26 23 21 FI opcode 31 26 23 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, Szero NAME NAME NUMBER, Szero Szero 0 The C Sat Sv0-Sv1 2-3 Value and E Su0-Sa3 Sv0-Sv1 2-3 and E Su0-Sa3 Sv0-Sv1 8-15 Temp Ss0-Sa7 Sv0-Ss7 6-12-33 Savee St8-St9	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT blt if(R[rs]-R[rt])PC- bgt if(R[rs]-R[rt])PC- bga R[rd] - R[rs] USE A EX Constant Value 0 ? mbler Temporary stof Function Results kypression Evaluation ments oraries 3 JTemporaries oraries	6 5 0 iate 0 TION - Label - Label - Label - Label - Label - Label - Label - CALL? NA. No No No No No No No No
31 26 23 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Creater Than Branch Greater Than or Equal Branch Greater Than or Equal Branch Greater Than or Equal Move REGISTER NAME, NUMBER, NUMBER, Szero Szero 0 Sat 1 Sv0-\$v1 2-3 sd0-\$sa3 4-7 St0-\$s7 16-23 St0-\$s7 16-23 St0-\$s7 26-27	20 16 11 10 ft immedi immedi 20 16 15 MNEMONIC OPERAT b1 ift[R[rs] <r[rt]) pc-<="" td=""> b1 ift[R[rs]<r[rt]) pc-<="" td=""> b1 ift[R[rs]<r[rt]) pc-<="" td=""> b2 ift[R[rs]<r[rt]) pc-<="" td=""> b1 ift[R[rs]<-R[rt]) PC-</r[rt])></r[rt])></r[rt])></r[rt])>	6 5 0 iate 0 - Label - Label - Label 2 - Label 3 - Labe
31 26 23 21 FI opcode fmt 31 26 25 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Less Than Branch Greater Than Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, I NAME NAME Szero 0 Sv0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v2 16-23 Su0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v1 2-3 Su0-\$v2 16-23 Su2-\$v2 16-23 Su2-\$v2 2-25 Su3-\$v2 2-27 Su2 26-27 Su2 28 Su2 28	25 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt])pc-< td=""> bgt if(R[rs]<r[rt])pc-< td=""> bgt if(R[rs]<-R[rt])PC-</r[rt])pc-<></r[rt])pc-<>	6 5 0 iate 0 FION - Label - Label - 2 - Label - 2 - Label - 2 - Label - 2 - Label - No No
31 26 23 21 FI opcode 31 26 23 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Creater Than Branch Less Than or Equal Branch Creater Than or Equal Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, I NAME NAME Szero 0 Sat 1 Asser Sv0-Sv1 Su0-Ss7 16-23 Su0-Ss7 8-15 St0-Ss7 2-3 Sk0-Ss1 26-27 Sk0-Ss1 26-27 Ssp 29 Stac 29	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs]-R[rt]) PC bqt R[rd] - R[rs] USE PRESERV VUSE A (Constant Value 0 constant Value 0 ? mbler Temporary s st for Function Results A (Constant Second) inperson Evaluation ments soraries 1 oraries 1 Pointer Pointer	6 5 0 iate 0 - Label - Label - Label 2 - Label 3 - Labe
31 26 23 21 FI opcode 31 26 23 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, I Szero NAME NUMBER Szero 0 Sat 1 Asset Sv0-Sv1 Su0-Sa3 4-7 St0-St7 16-15 St0-St1 2-6-27 St0-St1 26-27 St0 29 St0 30	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt]) pc-<="" td=""> bgt if(R[rs]<-R[rt]) PC-</r[rt])>	6 5 0 iate 0 FION - Label - Label - Label 2 - Label - Label 2 - Label - Label No No No No Yes Yes Yes Yes
31 26 23 21 FI opcode 31 26 23 21 PSEUDOINSTRUCTION SET NAME Branch Less Than Branch Greater Than Branch Greater Than or Equal Branch Greater Than or Equal Load Immediate Move REGISTER NAME, NUMBER, I Szero NAME NUMBER Szero 0 Sat 1 Asset Sv0-Sv1 Su0-Sa3 4-7 St0-St7 16-15 St0-St1 2-6-27 St0-St1 26-27 St0 29 St0 30	20 16 15 11 10 ft immedi 20 16 15 MNEMONIC OPERAT b1t if(R[rs] <r[rt]) pc-<="" td=""> bgt if(R[rs]<-R[rt]) PC-</r[rt])>	6 5 0 iate 0 FION - Label - Label - - No No No No No No No No No No No No Yes Yes

OPCODE

31 26 25 Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

© ti