


Linear Program Execution Example

Last updated 6/25/24

These slides show an example of linear program flow

Linear Program Execution

- Processor Architecture
 - Harvard – separate Instruction and Data memory paths




Linear Program Execution

- RISC Instruction set
 - 2 basic types of instructions
 - Register based instructions
 - Memory instructions
 - Register Instructions
 - Only allow access to the internal registers
 - Arithmetic
 - Logical
 - Control
 - Memory Operations
 - Read or write to memory/registers

Linear Program Execution

- Instruction Execution

- These steps happen in hardware – we do not control them directly



Linear Program Execution

- Instruction Sequencing
 - Program Counter (PC)
 - Register that holds the NEXT instruction memory location to be fetched
 - Provides the address for the instruction memory read
 - Typically the register is incremented each clock cycle
 - Incremented by the size of an instruction
 - e.g. for a 16 bit instruction word the PC would be incremented by 2
 - 0x1234 to 0x1236 since each instruction uses up 2 bytes

Linear Program Execution

- Instruction Sequencing
 - Program control
 - Linear flow – increment PC normally

Linear Program Execution

- 1 line of code - complete

The compiler has assigned

x to memory location 0x0C

y to memory location 0x10

z to memory location 0x14


$$z = x + y;$$

The compiler turned the single line into 7 instructions

Mem loc	Instruction	Encoding	action
1000	ldi RA, 12	0xC00C	Load loc for x into RA
1002	ld RA, RB	0x8040	Put value at loc for x in RB <small>ld RB, mem(RA)</small>
1004	ldi RA, 16	0xC010	Load loc for y into RA
1006	ld RA, RC	0x8080	Put value at loc for y in RC <small>ld RC, mem(RA)</small>
1008	add RB, RC, RD	0x46C0	RD <- RB + RC
100A	ldi RA, 20	0xC014	Load loc for z into RA
100C	st RA, RD	0x9300	Put value of RD into loc for z <small>st mem(RA), RD</small>


Linear Program Execution

- Simplified Block Diagram



Linear Program Execution


- Status
 - Data locations filled by previous commands
 - PC currently pointing to Instruction memory location 1000



RA ??
 RB ??
 RC ??
 RD ??

0x100C 0x9300
 0x100A 0xC014
 0x1008 0x46C0
 0x1006 0x8080
 0x1004 0xC010
 0x1002 0x8040
 0x1000 0xC00C

0x14 ??
 0x10 9
 0x0C 5




Linear Program Execution

- First Instruction (**fetch**)

Control puts a memory location (1000) on the address bus along with a read signal

Instruction memory returns the value at that location (**0xC00C**)



RA ??
RB ??
RC ??
RD ??

0x100C 0x9300
0x100A 0xC014
0x1008 0x46C0
0x1006 0x8080
0x1004 0xC010
0x1002 0x8040
PC → 0x1000 **0xC00C**


0x14 ??
0x10 9
0x0C 5

Linear Program Execution

- First Instruction (**decode**)

Control decodes the word returned by the memory and prepares to execute a pre-defined sequence of events

0xC00C → Idi RA, 12




RA ??
RB ??
RC ??
RD ??

Linear Program Execution

- First Instruction (**execute**)


Does nothing for this instruction



Linear Program Execution


- First Instruction (**mem**)

Does nothing for this instruction



Linear Program Execution


- First Instruction (**write back**)



Linear Program Execution

- New Fetch

Fetch: $\rightarrow 1002 \leftarrow 0x8040$
 Decode: $0x8040 \rightarrow \text{ld RA, RB}$ $\text{RB} \leftarrow \text{mem}(\text{RA})$
 Execute: idle
 MEM: value at location in RA(12) = (5)
 Writeback: stores value in RB (5)



RA 12
 RB 5
 RC ??
 RD ??


0x100C	0x9300
0x100A	0xC014
0x1008	0x46C0
0x1006	0x8080
0x1004	0xC010
PC \rightarrow 0x1002	0x8040
0x1000	0xC00C

0x14	??
0x10	9
0x0C	5

Linear Program Execution

- New Fetch

Fetch: → 1004 ← 0xC010
 Decode: 0xC010 → Idi RA, 16
 Execute: idle
 MEM: idle
 Writeback: stores value in RA (16)



RA 16
 RB 5
 RC ??
 RD ??


0x100C	0x9300
0x100A	0xC014
0x1008	0x46C0
0x1006	0x8080
PC → 0x1004	0xC010
0x1002	0x8040
0x1000	0xC00C

0x14	??
0x10	9
0x0C	5

Linear Program Execution

- New Fetch

Fetch: $\rightarrow 1006 \leftarrow 0x8080$
 Decode: $0x8080 \rightarrow \text{ld RA, RC}$ $\text{RC} \leftarrow \text{mem}(\text{RA})$
 Execute: idle
 MEM: value at location in RA(16) = (9)
 Writeback: stores value in RC (9)



RA 16
 RB 5
 RC 9
 RD ??


0x100C	0x9300
0x100A	0xC014
0x1008	0x46C0
PC \rightarrow 0x1006	0x8080
0x1004	0xC010
0x1002	0x8040
0x1000	0xC00C

0x14	??
0x10	9
0x0C	5

Linear Program Execution

- New Fetch

Fetch: → 1008 ← 0x46C0
 Decode: 0x46C0 → add RB, RC, RD
 Execute: adds RB + RC → 14
 MEM: idle
 Writeback: stores value in RD (14)



RA 16
 RB 5
 RC 9
 RD 14


0x100C	0x9300
0x100A	0xC014
PC → 0x1008	0x46C0
0x1006	0x8080
0x1004	0xC010
0x1002	0x8040
0x1000	0xC00C

0x14	??
0x10	9
0x0C	5

Linear Program Execution

- New Fetch

Fetch: → 100A ← 0xC014
 Decode: 0xC014 → Idi RA, 20
 Execute: idle
 MEM: idle
 Writeback: stores value in RA (20)



RA 20
 RB 5
 RC 9
 RD 14


PC →	0x100C	0x9300
	0x100A	0xC014
	0x1008	0x46C0
	0x1006	0x8080
	0x1004	0xC010
	0x1002	0x8040
	0x1000	0xC00C

0x14	??
0x10	9
0x0C	5

Linear Program Execution

- New Fetch

Fetch: $\rightarrow 100C \leftarrow 0x9300$
 Decode: $0x9300 \rightarrow st\ RA, RD$ $mem(RA) \leftarrow RD$
 Execute: idle
 MEM: $RD(14) \rightarrow$ location in $RA(20)$
 Writeback: idle



RA 20
 RB 5
 RC 9
 RD 14

PC \rightarrow

0x100C	0x9300
0x100A	0xC014
0x1008	0x46C0
0x1006	0x8080
0x1004	0xC010
0x1002	0x8040
0x1000	0xC00C

0x14	14
0x10	9
0x0C	5

Linear Program Execution

- Timing and memory

$z = x + y;$ 

Mem loc	Instruction	Encoding	action
1000	ldi RA, 12	0xC00C	Load loc for x into RA
1002	ld RA, RB	0x8040	Put value at loc for x in RB <small>ld RB, mem(RA)</small>
1004	ldi RA, 16	0xC010	Load loc for y into RA
1006	ld RA, RC	0x8080	Put value at loc for y in RC <small>ld RC, mem(RA)</small>
1008	add RB, RC, RD	0x46C0	RD <- RB + RC
100A	ldi RA, 20	0xC014	Load loc for z into RA
100C	st RA, RD	0x9300	Put value of RD into loc for z <small>st mem(RA), RD</small>

- 1 line of code \rightarrow 6 instructions
 - 6 Instruction memory words
- 1 line of code \rightarrow 6 clock cycles
 - Lines of code and clock cycles are not easily correlated