Hierarchical Design (MultiSim)

Last modified 1/8/24

- Create the design for the hierarchical block
 - Use hierarchical connectors for ALL pins
 - Place on schematic → Hierarchical connector



ELE 3510

- Open a new MSOE template schematic
 - Edit the description in the Title Block

Hierarchical_Example - Multisim - [Hierarchic	:al_Example *]						- 0 ×
😰 File £dit View Place Simulate Transfer Iools Reports Options Window Help							
D 😂 🚔 🔛 🖨 🖪 🗼 🖉 🕲	8 * 1 * 1	In-Use List 🗸 🖓 😰 👻 🖓	u, • 🔊 🍗 🂡		Q Q Q Q E		
* ~ ~ * * * * * * * * * * * * * * * * *	₩ ■ Y ⊕ ¥ 0 1 1 1 - J	II B C operating point	🤹 C. 💇 🗞 💕 🖲 🔍				
Design Toolbox	0 1 2			8			121
C Design1 Design1 Design1 C MOS_NAND3 Design1 Design			Title: Hierarchical_Example Desc: Example of hierarchical Designed by: tj Date: 1/8/2024 Date: 1/8/2024 Sheet 1 of 5 0 7	A A B B C C D D B C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C			34 高部部部部部部部部部部部部部部部部部部部部部部部部部部部部部部部部部部部部
Hierarchy Visibility Project View Design	1 CMOS_NAND3 Hierarchical_Example *						명
Multisim - Monday, January 8, 2024, 11: Multisim - Monday, January 8, 2024, 11: Results Nets Components Copper layers For Help, press F1			2				ורווווה

 Rt-Click and select Place on schematic → Hierarchical block from file ...

	Place component	Ctrl+W	E		
	Place p <u>r</u> obe	,			
	Place on schematic	•	₩	Junction	Ctr
	Place graph <u>i</u> c	•		<u>W</u> ire	Ctrl+Shift-
-	Place comment		ſ	Bus	Ctr
Ж	Cu <u>t</u>	Ctrl+X	Ŷ	On-page connector	Ctrl+Alt
P	<u>C</u> opy	Ctrl+C	+	Global connector	Ctrl+Alt
Ê	<u>P</u> aste	Ctrl+V		Hierarchical connector	Ct
	Paste special	•	-	Bus hierarchical connector	
x	Delete	Delete	~	Off-page connector	
	Select <u>a</u> ll	Ctrl+A	«	Bus off-page connector	
	Toggle NC marker		2	Hierarchical block from file.	. Ctrl
Ж	Clear ERC markers			New hierarchical block	
_	Replace by hierarchical block	Ctrl+Shift+H		New subcircuit	Ctr
	Replace by subcircuit	Ctrl+Shift+B		Replace by subcircuit	Ctrl+Shift
	Merge selected b <u>u</u> ses			Multi_page	
	Save selection as snippet		-	Bus vector connect	
	Fo <u>n</u> t		티신	Circuit parameter legend	
r R	Properties	Ctrl+M			

Select the file you want to create a block for



- Repeat as necessary
- When you start wiring blocks you will be asked to choose which net name you want to use – this is up to you



5

- Use hierarchical connectors for the external connections
 - You can change the net names by double-clicking on them and changing the names



© ti

- Create simulation specific schematics as necessary
 - Placing your new hierarchical design in the simulation schematic
 - Note simulation outputs are now referenced hierarchically
 Analyses and Simulation Active Analysis:

meraremeany	Active Analysis:						
	Interactive Simulation	DC Operating Point	ş.				
	DC Operating Point	int Output Analysis options Summary					
	AC Sweep	Variables in circuit:	Selected variables for analysis:				
VDD 1.2V VDD HB6 HB6 J_SRC_in VDD HB6 HB6 J_SRC_in VDD HB6 HB6 J_SRC_in VDD HB6 HB6 J_SRC_in VDD HB6 HB6 HB6 J_SRC_in VDD HB6 HB6 HB6 HB6 HB6 J_SRC_in VDD HB6 HB6 HB6 HB6 HB6 HB6 HB6 HB6	C. C. D. D. F.	All variables I(V1) I(VD) P(VD) V(1) P(VD) V(3) V(4) V(5) V(6) V(7) V(8) V(hb1_gnd) V(hb2_gnd) V(hb3_gnd) V(hb3_gnd) V(hb4_god) V(hb4_god) V(hb4_god) V(hb4_god) V(hb4_god) V(hb4_god) V(hb4_god) More options Add device/model parameter	V(hb6_a) V(hb6_a) V(hb6_a) V(hb6_a) V(hb6_s) Filter selected variables Filter selected variables				
Desc : Transient sim schematic for Hierarchica	Design	Delete selected variable	Select variables to save				
Designed by: tj Revision: Date: 1/8/2024 Size: A		▶ <u>B</u> un	Save Cancel Help				
UNIVERSITY Sheet 1 of 7							
2							

Х

