


CMOS Area

Last updated 12/23/23

CMOS Area

- Gate Concepts




We can generalize our inverter results to account for more complex gates

Make the **effective** $(W/L)_{\text{pull-up}} = 3 \times (W/L)_{\text{pull-down}}$
Mid supply switching point
Equivalent rise and fall times

Remember the L of all devices is the same

CMOS Area

- NOR – Minimum with matched $T_R/T_F/V_{SW}$



In this case $L = 10\mu$, minimum W is 50μ
 Pull-down transistors can be minimum

To have a high output, all 3 pull-up devices must be on – but they are in series so the effective L is actually $3 \times 10\mu = 30\mu$

To maintain the 3x ratio
 $P: X/30\mu == 3 \times 50\mu/10\mu$
 $X = 450\mu$ very large !




Title : CMOS_NOR3	
Desc : C-MOS-3-input NOR Gate	
Designed by : tj	Revision :
Date : 4/8/2022	Size : A
Sheet 1 of 1	

CMOS Area

- NAND – Minimum with matched $T_R/T_F/V_{SW}$

Note – this gate is slower than the equivalent NOR



In this case $L = 10\mu$, minimum W is 50μ

To have a low output, all 3 pull-down devices must be on, but they are in series so the effective L is actually $3 \times 10\mu = 30\mu$

To maintain the 3x ratio
 $P: X/10\mu == 3 \times 50\mu/30\mu$
 $X = 50\mu$ minimum!




Title: CMOS_NAND3_M
 Desc.: C-MOS 3-input mir
 Designed by: tj
 Date: 7/7/2023
 Sheet 1 of 1

Revision:
 Size: A

CMOS Area

- NAND – Matched to minimum NOR (similar delays)

Note – this gates performance is matched to the equivalent NOR



In this case $L = 10\mu$, minimum W is 50μ

To have a low output, all 3 pull-down devices must be on, but they are in series so the effective L is actually $3 \times 10\mu = 30\mu$

To have a similar gate delay as the NOR – want the pull-down W/L ratio the same as the NOR
 $\rightarrow 50\mu/10\mu == X/30\mu \rightarrow X = 150\mu$

To maintain the 3x ratio
 $P: X/10\mu == 3 \times 150\mu/30\mu$
 $X = 150\mu$ large!




Title: CMOS_NAND3
 Desc: C-MOS 3-input NAND
 Designed by: tj
 Date: 7/7/2023
 Sheet 1 of 1


Revision:
 Size: A

CMOS Area

- Matched delay NAND/NOR



Total transistor gate area
15,000u²




Total transistor gate area
9,000u²

NAND gates preferred
over NOR gates for area

CMOS Area

- Mis-Matched Delay NAND/NOR
 - still midpoint switching


Minimum size NAND – slower than NOR



	Title: CMOS_NOR3	
	Desc: C-MOS 3-input NOR Gate	
	Designed by: tj	Revision:
	Date: 4/8/2022	Size: A
Sheet 1 of 1		

Total transistor gate area
 $15,000u^2$

NAND gates preferred
over NOR gates for area



	Title: CMOS_NAND3_MIN	
	Desc: C-MOS 3-input minimum size NAND Gate	
	Designed by: tj	Revision:
	Date: 7/7/2023	Size: A
Sheet 1 of 1		

Total transistor gate area
 $3,000u^2$

NOR gates preferred
over NAND gates for speed

but

CMOS Area

- Gate AREA Equivalence

- Use a **minimum** 2 input NAND gate as a reference for size and loading
- Mismatched NAND/NOR delays
- Midpoint switching

Overhead ignored
(contacts, power, ...)

This is a specific example
These ratios will depend on
A lot of design factors

Relative Size

2 input NAND gate area = $2500u^2 = 1$ NAND equivalent

INV gate area = $2000u^2 = 0.8$ NAND Eq.

2 input NOR gate area = $7000u^2 = 2.8$ NAND Eq.

3 NOR = 6 NAND eq.

4 NOR = 10.4 NAND eq.

3 NAND = 1.2 NAND eq.

4 NAND = 2.4 NAND eq.

Input Load (relative capacitance – 1 input)

2 input NAND gate area/input = $1250u^2 = 1$ NAND equivalent

INV gate area/input = $1000u^2 = 0.8$ NAND Eq.

2 input NOR gate area/input = $3500u^2 = 2.8$ NAND Eq.

3 NOR/input = 4 NAND eq.

4 NOR/input = 5.2 NAND eq.

3 NAND/input = 0.8 NAND Eq.

4 NAND/input = 1.2 NAND eq.