## Counters

## Last updated 2/8/24

- Counters
- Used as individual blocks
- Used inside a block
- Timers - delays, time-out, ...
- Collectors - cash, presses, ...
- Variations
- Up, Down, Up-Down
- Wrapping, non-wrapping
- Modulo
- Fixed size, n-bit
- Fixed increment, m-increment


## Counters

## - Counter - n bit - unsigned

```
-- counter_unsigned_n_bit.vhd7
--- created 2/29/17
--- crea
-- rev 0
-------------------------------------------
-- n bit unsigned up-counter example
--
-- Inputs: rstb, clk
-- Outputs: cnt[7:0]
library ieee;
use ieee.std_7ogic_1164.all;
use ieee.numeric_std.al1;
entity counter_unsigned_n_bit is
    generic(
        N: natural := 8
    );
        i_clk : in std_logic;
        i_rstb : in std_logic;
        o_cnt : out std_logic_vector((N - 1) downto 0)
    );
    end entity;
```


## Counters

- Counter - n bit - unsigned - (default)



## Counters

## - Counter - n bit - unsigned

- Testbench - 6 bit version


```
-- Test processes
```

-- Clock process
clock: process -- no sensitivity list allowed
begin
CLK <= 'O'.
wait for PER/2;
infinite: loop
CLK <= not CLK; wait for PER/2;
end loop;
end process clock;
-- Reset process
reset: process
begin
RSTB <= '0'; wait for 2 *PER;
RSTB <= '1'; wait;
end process reset;
-- Run Process
-- empty
-- End test processes
---------------------------------------------
end architecture;

## Counters

## - Counter - n bit - unsigned

- Testbench - 6 bit version
reset counting

wrap



## Mod counter

MOD x counts $x$ times

$$
\text { Range } 0-(x-1)
$$

## Counters

- Mod 11 counter
- Mod 11 only needs to compare 4 bits, no need to optimize the roll over test

```
----------------------------------------
--
-- counter_mod_11.vhd1
-- created 3/17/17
-- tj
-- rev 0
--
-- mod 11 counter example
--
-- Inputs: rstb, clk
-- Outputs: cnt[3:0]
--
library ieee;
use ieee.std_logic_1164.a11;
use ieee.numeric_std.al1;
entity counter_mod_11 is
    port (
        i_clk : in std_logic;
        i_rstb : in std_logic;
        o_cnt : out std_logic_vector(3 downto 0)
    );
end entity;
```

```
architecture behaviora1 of counter_mod_11 is
    -- internal signals
    signa1 cnt_sig: unsigned(3 downto 0);
begin
    count: process(i_clk, i_rstb)
    begin
        -- reset
        if (i_rstb = '0') then
        cnt_sig <= (others => '0');
        -- rising clk edge
        elsif (rising_edge(i_clk)) then
        if (cnt_sig < 10) then
                cnt_sig <= cnt_sig + 1;
            else
                cnt_sig <= (others => 'O');
            end if;
        end if;
    end process;
    -- Output logic
    o_cnt <= std_logic_vector(cnt_sig|);

\section*{Counters}

\section*{- Mod 11 counter}


\section*{Counters}
- Mod 11 counter
- Testbench results


\section*{Counters}

Up/Down counter

\section*{Counters}
- up/down signed n-bit counter
```

-- Inputs: rstb, clk, dir
-- Outputs: cnt[n-1:0]
--
-- counts up when dir = 0
-- counts down when dir = 1
--
7ibrary ieee;
use ieee.std_1ogic_1164.al1;
use ieee.numeric_std.a11;
entity counter_updn_signed_nb is
generic
N: natural := 8
);
port (i_clk: in std_logic;
i_rstb: in std_logic;
i_dir: in std_logic;
o_cnt : out std_logic_vector((N - 1) downto 0)
);
end entity;

```
```

architecture behavioral of counter_updn_signed_nb is

```
architecture behavioral of counter_updn_signed_nb is
```

architecture behavioral of counter_updn_signed_nb is
-- internal signals
-- internal signals
-- internal signals
signal cnt_sig: signed((N - 1) downto 0);
signal cnt_sig: signed((N - 1) downto 0);
signal cnt_sig: signed((N - 1) downto 0);
begin
begin
begin
count: process(i_clk, i_rstb)
count: process(i_clk, i_rstb)
count: process(i_clk, i_rstb)
begin
begin
begin
-- reset
-- reset
-- reset
if (i_rstb = '0') then
if (i_rstb = '0') then
if (i_rstb = '0') then
cnt_sig <= (others => '0');
cnt_sig <= (others => '0');
cnt_sig <= (others => '0');
-- rising clk edge
-- rising clk edge
-- rising clk edge
elsif (rising_edge(i_clk)) then
elsif (rising_edge(i_clk)) then
elsif (rising_edge(i_clk)) then
if(i_dir =-0') then
if(i_dir =-0') then
if(i_dir =-0') then
cnt_sig <= cnt_sig + 1;
cnt_sig <= cnt_sig + 1;
cnt_sig <= cnt_sig + 1;
else
else
else
cnt_sig <= cnt_sig - 1;
cnt_sig <= cnt_sig - 1;
cnt_sig <= cnt_sig - 1;
end if;
end if;
end if;
end if;
end if;
end if;
end process;
end process;
end process;
-- output logic
-- output logic
-- output logic
o_cnt <= std_logic_vector(cnt_sig);
o_cnt <= std_logic_vector(cnt_sig);
o_cnt <= std_logic_vector(cnt_sig);
end behavioral;
end behavioral;
end behavioral;
-
-
-
-

```
        -
```

        -
    ```

\section*{Counters}
- up/down signed \(n\)-bit counter (default 8 bit)


\section*{Counters}

\section*{- up/down signed n-bit counter}
- Testbench - 6 bit test

```

```
-- Test processes
```

```
-- Test processes
-- Clock process
-- Clock process
clock: process
clock: process
-- no sensitivity list allowed
-- no sensitivity list allowed
    begin
    begin
        CLK <= 'O';
        CLK <= 'O';
        wait for PER/2;
        wait for PER/2;
        CLK <= not CLK; wait for PER/2;
        CLK <= not CLK; wait for PER/2;
    end loop;
    end loop;
    end process clock
    end process clock
    -- Reset process
    -- Reset process
    reset: process -- no sensitivity list allowed
    reset: process -- no sensitivity list allowed
RSTB <= '0'; wait for 2*PER;
RSTB <= '0'; wait for 2*PER;
    RSTB <= '0'; wait 
    RSTB <= '0'; wait 
    end process reset;
    end process reset;
-- Run Process
-- Run Process
run: process -- no sensitivity list allowed
run: process -- no sensitivity list allowed
begin
begin
        -- initialize inputs
        -- initialize inputs
        DIR <= '0';
        DIR <= '0';
        wait for 68*PER
        wait for 68*PER
        Wait for 68*PER;
        Wait for 68*PER;
        wait for 68*PE
        wait for 68*PE
end process run;
end process run;
-- End test processes
```

```
-- End test processes
```

```
end architecture;
    signal CLK: std_logic;
    RSTB: std_logic
    signal CNT: std_logic_vector ((NUM_BITS - 1) downto 0);
constant PER: time:= 20 ns;
-- Component prototype
COMPONENT counter_updn_signed_nb
        \(N\) : natural \(:=8\)
        port
            i_clk: in std_logic;
            i_rstb: in std-logic;
            o_cnt : out std_logic_vector ( ( \(\mathrm{N}-1\) ) downto 0)
    ND COMPONENT;
begin
DUT: counter_updn_signed_nb
            p(
end architecture;

\section*{Counters}

\section*{- up/down signed n-bit counter}
- Testbench - 6 bit
reset
counting up

counting down
```

