

# Last updated 8/22/24

- A demultiplexor routes the input to one of several outputs
  - Unused outputs are forced to '0'
  - The input and outputs can be single wires or busses






sel1	sel0	d	С	b	а
0	0	0	0	0	in
0	1	0	0	in	0
1	0	0	in	0	0
1	1	in	0	0	0


© tj

#### 4 output demultiplexor

```
-- demultiplexor_4.vhdl
-- created 8/22/24
-- tj
-- demultiplexor examples for the notes
-- inputs: data signal and 2 wire select
-- outputs: 4 data output signals
library ieee;
use ieee.std_logic_1164.all;
entity demultiplexor_4 is
  port (
i_in:
                   in std_logic;
         i_sel : in std_logic_vector(1 downto 0);
         o_outa : out std_logic;
         o_outb : out std_logic;
         o_outc : out std_logic;
         o_outd : out std_logic
    );
end entity;
architecture behavioral of demultiplexor_4 is
-- no internal signals
begin
   demux : process(i_in, i_sel)
   begin
      case i_sel is
         when "00"
                     => o_outa <= i_in ;
                         o_outb <= '0';
                         o_outc <= '0
                         o_outd <=
                                    '0
                                   '0'
         when "01"
                      => o_outa <=
                         o_outb <= i_in;</pre>
                         o_outc <=
                                    '0
                         o_outd <= '0
         when "10"
                      => o_outa <= '0
                         o_outb <= '0'
                         o_outc <= i_in;
o_outd <= '0';</pre>
                                   'ò'
         when others => o_outa <=
                                   '0'
                         o_outb <=
                         o_outc <= '0'
                         o_outd <= i_in;
      end case;
   end process;
end architecture;
```



#### n output demultiplexor – N must be a power of 2




#### n input demultiplexor – check if N is a power of 2

```
demultiplexor_n.vhdl
                                                                                                                                        o_data_out~O
                                                                                                              i_sel[2..0] N[2..0]
                                                                                                                           OUT[7..0]
                                                                                                                                    1'h0 o
                                                                                                                                                _____ o_data_out[7..0]
 - created 8/22/24
                                                                                                              i_data_in
   ti
                                                                                                                                        o_data_out~1
                                                                                                                                    1'h0 o
                                                                                                                                       o_data_out~2

    demultiplexor examples for the notes

                                                                                                                                    1'h0 o
                                                                                                                                       _____o_data_out~3
                                                                                                                                    1'h0 o
   inputs: data signal and log2(N) wire select
  outputs: data outputs
                                                                                                                                        o data out~4
                                                                                                                                    1'h0 o
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
                                                                                                                                        o_data_out~5
                                                                                                                                    1'h0 o
use ieee.math_real.all;
entity demultiplexor_n is
                                                                                                                                        o_data_out~6
                                                                                                                                    1'h0 o
   generic(
          N : natural := 8
          );
                                                                                                                                        o_data_out~7
   port (
                                                                                                                                    1'h0 o
          i_data_in : in std_logic;
                         : in std_logic_vector((integer(ceil(log2(real(N)))) - 1) downto 0);
          i_sel
          o_data_out : out std_logic_vector((N - 1) downto 0)
    ):
end entity;
architecture behavioral of demultiplexor_n is
-- no internal signals
begin
                                                                                           Create a compiler error
   -- Assert that N is a power of 2
   assert (integer(log2(real(N))) = (integer(ceil(log2(real(N)))))
report "Error: multiplexor_n generic:N must be a power of 2"
                                                                                           if N is NOT a power of 2
   severity error;
   demux_n : process(i_data_in, i_sel)
   begin
       o_data_out <= (others => '0'); -- force non-selected outputs to 0
       o_data_out(to_integer(unsigned(i_sel))) <= i_data_in;</pre>
   end process;
end architecture;
```

#### bus demultiplexor – 8 wire, 4 way



bus demultiplexor – M wire, N way

see if you can do this