Digital Logic Precedence

 There is no standard for Digital Logic but the most common interpretation is:

NOT > AND > NAND > OR > NOR > XOR > XNOR

• VHDL uses:

NOT > AND > all the rest

This requires parenthesis to ensure proper operation

This also will not compile without the parenthesis