# Last updated 7/14/23

# These slides outline the FPGA design flow used in this class

Upon completion: You should be able to describe each step of the design flow and identify the appropriate tools used in each step

© ti





© tj

- Design Entry
  - Text entry
    - Hardware Description Language
    - VHDL, Verilog, System C, ...
    - Hierarchical instantiation of blocks

```
count: process(i_clk, i_rstb)
begin
    if(i_rstb = '0') then
        cnt_sig <= (others => '0');
    elsif(rising_edge(i_clk)) then
        if(i_dir = '0') then
            cnt_sig <= cnt_sig + 1;
        else
            cnt_sig <= cnt_sig - 1;
        end if;
    end if;
end process;</pre>
```

- Schematic entry
  - Quartus Block Editor
    - Create bdf schematic files
  - Quartus Symbol Editor
    - Create / modify symbols for the block editor (bsf file)



- RTL Synthesis
  - Analyze VHDL
    - Processing -> Analyze Current File
    - Finds syntax errors
    - Does not check for synthesizability
  - Analysis and Elaboration
    - Processing -> Start -> Start Analysis and Elaboration
    - Finds syntax errors
    - Check for synthesizability
    - Creates RTL
      - Check for errors especially unintended latches



- RTL Synthesis
  - What is RTL
    - Register Transfer Level
    - Set of design abstractions (primitive elements) and the rules that govern input/output relationships
    - Describes the operation of registers and intermediate logic between registers
    - Abstractions range from NAND/NOR gates through adders/subtractors to memories
    - It is NOT a physical implementation
      - An adder primitive is a mathematical model used to describe the action of addition
      - It is not tied to any circuit implementation

- RTL Synthesis
  - View RTL
    - Tools-> Netlist Viewer -> RTL Viewer
    - Does this make sense?
  - View State Machines
    - Tools-> Netlist Viewer -> State Machine Viewer
    - Does this make sense?

- RTL Synthesis
  - View RTL
    - Up down counter



© tj

- RTL Synthesis
  - View State Machine
    - Branch predictor



- Functional Simulation
  - ModelSim via Quartus
    - Tools -> Run Simulation Tool-> RTL Simulation
  - ModelSim stand alone



• There is NO defined circuit information in these simulations



Design

HDL Code

Schematics

Timing Constraints Technology Files

Timing Constraints

Technology Files

MegaWizard

NIOS II

Requirements System Simulation System C | C/C++ | Matlab

> Functional (RTL) Simulation

> Gate Level Synthesis

Place & Route

Analysis

Test Bench

- Gate Level Implementation
  - Analysis and Synthesis
    - Processing -> Start -> Analysis and Synthesis
    - Maps the RTL to non-specific FPGA blocks
  - Partition and Merge
    - Processing -> Start -> Partition and Merge
    - Allows for incremental synthesis
  - Optional Gate Level Simulation
    - ModelSim via Quartus
    - Tools -> Run Simulation Tool-> Gate Level Simulation
    - New work directory : gate\_work



- Gate Level Implementation
  - Technology Map Viewer Post Mapping
    - Up/Down Counter



© tj

- FPGA Implementation
  - Timing Constraints
    - Load via TimeQuest
  - Fitter
    - Processing -> Start -> Start Fitter
    - Maps the generalized gate level logic to specific FPGA blocks
    - Accounts for loading and timing constraints
  - Chip Planner
    - Tools -> Chip Planner
    - View the physical implementation
    - Cross Probe via Locate -> Locate in ...



- FPGA Implementation
  - Fitter Resource Usage

Compilation Report - MyFirstCounter									
Flow Summary									
< <filter>&gt;</filter>									
Flow Status	Successful - Thu Sep 07 09:05:24 2017								
Quartus Prime Version	16.1.0 Build 196 10/24/2016 SJ Lite Edition MyFirstCounter MyFirstCounter MAX 10 10M50DAF484C7G								
Revision Name									
Top-level Entity Name									
Family									
Device									
Timing Models	Final								
Total logic elements	41 / 49,760 ( < 1 % )								
Total registers	32								
Total pins	12 / 360 (3 %)								
Total virtual pins	0								
Total memory bits	0 / 1,677,312 (0%)								
Embedded Multiplier 9-bit elements	0/288(0%)								
Total PLLs	0/4(0%)								
UFM blocks	0/1(0%)								
ADC blocks	0/2(0%)								

- FPGA Implementation
  - Technology Map Viewer Post Fitting
    - Up/Down Counter





© tj



- High/typ/low temp
- High/typ/low voltage

- FPGA Implementation
  - Static Timing Analysis
    - Positive Slack good
    - Negative Slack bad

DesignFlow.sta.rpt - Notepad		- □ >
ile <u>E</u> dit F <u>o</u> rmat <u>V</u> iew <u>H</u> elp		
; clock_50 ; 1.666 ; 0.000	;	
Slow Model Minimum Pulse Wid	Ith Summary ;	
Clock · Slock · End Point	+ - TNC -	
, clock , slack , end Point	ز CMI .	
clock_50 ; 8.889 ; 0.000	;	
+++	+	
Slow Model Setup: 'clock_50'		
Slack ; From Node	; To Node	; Launch Clock
+++		+
11 000 , count cig[2]	• IEDDIDI	L clock FO
11.000 ; count_sig[3] 11.010 : count sig[5]	; LEDR[3] : LEDR[5]	; clock_50 : clock 50
11.000 ; count_sig[3] 11.010 ; count_sig[5] 11.010 ; count_sig[6]	; LEDR[3] ; LEDR[5] ; LEDR[6]	; clock_50 ; clock_50 ; clock_50
; 11.000 ; count_sig[3] 11.010 ; count_sig[5] 11.010 ; count_sig[6] 11.016 ; count_sig[2]	; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2]	; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50
11.000 ; count_sig[3] 11.010 ; count_sig[5] 11.010 ; count_sig[6] 11.016 ; count_sig[2] 11.017 ; count_sig[0]	; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2] ; LEDR[0]	; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50
<pre>11.000 ; count_sig[3] 11.010 ; count_sig[5] 11.010 ; count_sig[6] 11.016 ; count_sig[2] 11.017 ; count_sig[0] 11.022 ; count_sig[4]</pre>	; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2] ; LEDR[0] ; LEDR[4]	; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50
<pre>11.000 ; count_sig[3] 11.010 ; count_sig[5] 11.010 ; count_sig[6] 11.016 ; count_sig[2] 11.017 ; count_sig[0] 11.022 ; count_sig[4] 11.022 ; count_sig[7]</pre>	; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2] ; LEDR[0] ; LEDR[4] ; LEDR[7]	; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50
<pre>11.000 ; count_sig[3] 11.010 ; count_sig[5] 11.010 ; count_sig[6] 11.016 ; count_sig[2] 11.017 ; count_sig[0] 11.022 ; count_sig[4] 11.022 ; count_sig[7] 11.036 ; count_sig[1] 14.034 ; SW[1]</pre>	; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2] ; LEDR[0] ; LEDR[4] ; LEDR[7] ; LEDR[1]	; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50 ; clock_50
<pre>11.000 ; count_sig[3] 11.010 ; count_sig[5] 11.010 ; count_sig[6] 11.016 ; count_sig[2] 11.017 ; count_sig[0] 11.022 ; count_sig[4] 11.022 ; count_sig[7] 11.036 ; count_sig[1] 14.234 ; SW[1] 14.424 · SW[1]</pre>	<pre>; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2] ; LEDR[0] ; LEDR[4] ; LEDR[7] ; LEDR[1] ; count_sig[7]</pre>	<pre>; clock_50 ; clock_50</pre>
<pre>; 11.000 ; count_sig[3] ; 11.010 ; count_sig[5] ; 11.010 ; count_sig[6] ; 11.016 ; count_sig[2] ; 11.017 ; count_sig[0] ; 11.022 ; count_sig[4] ; 11.022 ; count_sig[7] ; 11.036 ; count_sig[1] ; 14.234 ; SW[1] ; 14.771 · SW[1]</pre>	<pre>; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2] ; LEDR[0] ; LEDR[4] ; LEDR[7] ; LEDR[1] ; count_sig[7] ; count_sig[6]</pre>	<pre>; clock_50 ; clock_50</pre>
<pre>; 11.000 ; count_sig[3] ; 11.010 ; count_sig[5] ; 11.010 ; count_sig[6] ; 11.016 ; count_sig[2] ; 11.017 ; count_sig[0] ; 11.022 ; count_sig[4] ; 11.022 ; count_sig[7] ; 11.036 ; count_sig[1] ; 14.234 ; SW[1] ; 14.424 ; SW[1] ; 14.771 ; SW[1] ; 14.832 : SW[1]</pre>	<pre>; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2] ; LEDR[0] ; LEDR[4] ; LEDR[7] ; LEDR[1] ; count_sig[7] ; count_sig[4] ; count_sig[6] ; count_sig[2]</pre>	<pre>; clock_50 ; clock_50</pre>
<pre>; 11.000 ; count_sig[3] ; 11.010 ; count_sig[5] ; 11.010 ; count_sig[6] ; 11.016 ; count_sig[2] ; 11.017 ; count_sig[0] ; 11.022 ; count_sig[4] ; 11.022 ; count_sig[7] ; 11.036 ; count_sig[1] ; 14.234 ; SW[1] ; 14.424 ; SW[1] ; 14.832 ; SW[1]</pre>	<pre>; LEDR[3] ; LEDR[5] ; LEDR[6] ; LEDR[2] ; LEDR[0] ; LEDR[4] ; LEDR[7] ; LEDR[1] ; count_sig[7] ; count_sig[4] ; count_sig[6] ; count_sig[2]</pre>	<pre>; clock_50 ; clock_50</pre>

- FPGA Implementation
  - Assembler
    - Processing -> Start -> Start Assembler
    - Creates the programming file
    - Prepares for additional power analysis
  - Programming
    - Tools -> Programmer



© ti

#### FPGA Implementation

- Assembler
  - Processing -> PowerPlay Power Analyzer Tool

Compilation Report - MyFirstCounter 🔀	差 PowerPlay Power Analyzer Tool 🖾
PowerPlay Power Analyzer Summary	
< <filter>&gt;</filter>	
PowerPlay Power Analyzer Status	Successful - Thu Sep 07 09:09:08 2017
Quartus Prime Version	16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name	MyFirstCounter
Top-level Entity Name	MyFirstCounter
Family	MAX 10
Device	10M50DAF484C7G
Power Models	Final
Total Thermal Power Dissipation	100.73 mW
Core Dynamic Thermal Power Dissipation	1.08 mW
Core Static Thermal Power Dissipation	89.95 mW
I/O Thermal Power Dissipation	9.70 mW
Power Estimation Confidence	Low: user provided insufficient toggle rate data

#### FPGA Implementation

• Programmer

Programmer - C:/ le <u>E</u> dit <u>V</u> iew I	Tim/GDrive/MSOE/18_Q1_E P <u>r</u> ocessing <u>T</u> ools <u>W</u> ind	E3921/Projects/Clas Iow <u>H</u> elp	sNotes/ClassNo	tes - ClassNotes	s - [Chain1.cdf]	* Sea	 rch altera.c	om S
Hardware Setup Enable real-time IS	USB-Blaster [USB-0] SP to allow background pro	Mode:	UTAG ailable	•	Progress:			
Mu Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
Auto Detect	output_files/ClassNote	10M50DAF484	0027FD14	0027FD14				
Add File	٢							>
Add Device								
1 <sup>™</sup> Up ↓™ Down		84						
	▲ 100							

#### FPGA Implementation

• Programmer

<u>E</u> dit <u>V</u> iew	P <u>r</u> ocessing <u>T</u> ools <u>W</u> in	dow <u>H</u> elp				Seal	rch altera.c	om S
Hardware Setup. Enable real-time I	USB-Blaster [USB-0]	Mode:	JTAG ailable	•	Progress:			
▶ <sup>™</sup> Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
Stop	output_files/ClassNote	10M50DAF484	0027FD14	0027FD14				
Auto Detect								
🗙 Delete								
Add File								
Change File	<							>
Save File								
Add Device TDI TDI TDI TDI TDI TDI TDI TDI								