ELE3510 Lab 4: Registers, Counters, and Clocks – Oh My!

1 dedicated lab period, 1 lab period to complete

Objectives

- Review Register, Counter, and Clock concepts
- Utilize the switches and seven segment displays

		student
Prelab		check off
Review the SSE	G display info from CE1911/CPE1500	
Review the Reg	gister, Counter and Clock class notes	
Assignment		
Part 1: Further th	e genericization of the clock divider – "third try" code	
Specification	5:	
1) Create calcul	e an additional constant to replace the vector range values (xx o ated based on the divide factor (used 3 times)	downto 0) that is
2) Imple	ment 3 clock dividers on the DE10: 1Hz, 4Hz, 16Hz	
3) Tie th	e output of each divider to a single LED	
4) Gener	rics:	
a. at	least 1 additional	
5) Input	signals:	
a. Is h cl	k	
6) Outpu	it signals:	
a. LE	D for each clock divider	
Part 2: Create a s	imple pipeline (No DE10)	
Specification	5:	
1) Create	e a Modulo N counter (N < 16)	
2) Feed	the output of the counter to a 4 bit register (Reg _1)	
3) Feed	the output of Reg_1 to a 4 bit register (Reg _2)	
4) Feed t	the output of Reg_2 to a 4 bit register (Reg _3)	
5) Feed t	the output of Reg_3 to a 4 bit register (Reg_4)	
b) Create	a a testbench and simulate your design for N = 12 (atch the count ripple through the nippline	
a. v		
Check Off		
You must demon	strate your working design(s) prior to the beginning of the	next lab period
Demo the Clock Divider (DE10)		40%
Demo the Pipeline (Simulation) 40%		40%
Lab Report (informa	1)	
• Due at 4:00 pm	n, the day of the next lab period – in the box	
Include a prop	erly documented informal lab report.	20%